Eduardas Bareisa

Orcid: 0000-0003-4306-5683

According to our database1, Eduardas Bareisa authored at least 30 papers between 2003 and 2022.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
Automated Localization Testing of Mobile Applications Method.
Int. J. Softw. Eng. Knowl. Eng., 2022

2021
Automated Visual Testing of Application User Interfaces Using Static Analysis of Screenshots.
Int. J. Softw. Eng. Knowl. Eng., 2021

2019
Directed Multi-target Search Based Unit Tests Generation.
Proceedings of the Information and Software Technologies - 25th International Conference, 2019

2018
Black box delay fault models for non-scan sequential circuits.
Comput. Sci. Inf. Syst., 2018

Text Semantics and Layout Defects Detection in Android Apps Using Dynamic Execution and Screenshot Analysis.
Proceedings of the Information and Software Technologies - 24th International Conference, 2018

2017
The Study of Gender Equality in Information Sciences Research Institutions in Lithuania.
Proceedings of the Information and Software Technologies - 23rd International Conference, 2017

2015
Path delay test generation at functional level.
IET Comput. Digit. Tech., 2015

The Testing Method Based on Image Analysis for Automated Detection of UI Defects Intended for Mobile Applications.
Proceedings of the Information and Software Technologies - 21st International Conference, 2015

2013
Delay fault testing using partial multiple scan chains.
Microelectron. Reliab., 2013

Functional delay test generation approach using a software prototype of the circuit.
Comput. Sci. Inf. Syst., 2013

Automated Method for Software Integration Testing Based on UML Behavioral Models.
Proceedings of the Information and Software Technologies - 19th International Conference, 2013

2012
Evaluation of testability enhancement using software prototype.
IET Comput. Digit. Tech., 2012

Generating Test Data Using Symbolic Execution: Challenges with Floating Point Data Types.
Proceedings of the Information and Software Technologies - 18th International Conference, 2012

Distributed System Automated Testing Design.
Proceedings of the Information and Software Technologies - 18th International Conference, 2012

2011
Functional fault models for non-scan sequential circuits.
Microelectron. Reliab., 2011

2009
Functional delay test generation based on software prototype.
Microelectron. Reliab., 2009

A Formation Method of Flexible Learning Objects.
Informatics Educ., 2009

2008
Test generation at the algorithm-level for gate-level fault coverage.
Microelectron. Reliab., 2008

Development of Functional Delay Tests.
Proceedings of the 11th Euromicro Conference on Digital System Design: Architectures, 2008

Platform Independent Unit Tests Generator.
Proceedings of the Advanced Techniques in Computing Sciences and Software Engineering, 2008

2007
Functional Test Generation Based on Combined Random and Deterministic Search Methods.
Informatica, 2007

The Criteria of Functional Delay Test Quality Assessment.
Proceedings of the Tenth Euromicro Conference on Digital System Design: Architectures, 2007

Transition Faults Testing Based on Functional Delay Tests.
Proceedings of the 10th IEEE Workshop on Design & Diagnostics of Electronic Circuits & Systems (DDECS 2007), 2007

Software testing using imprecise OCL constraints as oracles.
Proceedings of the 2007 International Conference on Computer Systems and Technologies, 2007

Research and development of teaching software engineering processes.
Proceedings of the 2007 International Conference on Computer Systems and Technologies, 2007

2006
Transition Fault Test Reuse.
Proceedings of the Ninth Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2006), 30 August, 2006

2005
The Realization-Independent Testing Based on the Black Box Fault Models.
Informatica, 2005

Functional Test Generation Remote Tool.
Proceedings of the Eighth Euromicro Symposium on Digital Systems Design (DSD 2005), 30 August, 2005

2004
Modernization of Information Technologies Studies at University Level.
Informatics Educ., 2004

2003
Identifying Legal and Illegal States in Synchronous Sequential Circuits Using Test Generation.
Informatica, 2003


  Loading...