Edson Lemos Horta

According to our database1, Edson Lemos Horta authored at least 14 papers between 2000 and 2018.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2018
IPRDF: An Isolated Partial Reconfiguration Design Flow for Xilinx FPGAs.
Proceedings of the 12th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2018

2017
BITMAN: A tool and API for FPGA bitstream manipulations.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017

2015
Transport Stream Analysis of a ISDB-T Signal Using an Embedded and Reconfigurable System.
IEEE Trans. Broadcast., 2015

A proposal to use cloud transmission technique into the ISDB-T system.
Proceedings of the 2015 IEEE International Symposium on Broadband Multimedia Systems and Broadcasting, 2015

2014
Architecture Analysis of an FPGA-Based Hopfield Neural Network.
Adv. Artif. Neural Syst., 2014

Adaptive gap filler for digital terrestrial television.
Proceedings of the IEEE International Symposium on Broadband Multimedia Systems and Broadcasting, 2014

2012
Interference from FM stations to ISDB-TB DTV reception.
Proceedings of the IEEE international Symposium on Broadband Multimedia Systems and Broadcasting, 2012

2008
Handheld Digital TV Performance Evaluation Method.
Int. J. Digit. Multim. Broadcast., 2008

2004
Automated Method to Generate Bitstream Intellectual Property Cores for Virtex FPGAs.
Proceedings of the Field Programmable Logic and Application, 2004

2002
Dynamic hardware plugins: exploiting reconfigurable hardware for high-performance programmable routers.
Comput. Networks, 2002

A Run-Time Reconfigurable ATM Switch.
Proceedings of the 16th International Parallel and Distributed Processing Symposium (IPDPS 2002), 2002

Using PARBIT to Implement Partial Run-Time Reconfigurable Systems.
Proceedings of the Field-Programmable Logic and Applications, 2002

Dynamic hardware plugins in an FPGA with partial run-time reconfiguration.
Proceedings of the 39th Design Automation Conference, 2002

2000
Using reconfigurable logic to implement an active network.
Proceedings of the ISCA 15th International Conference Computers and Their Applications, 2000


  Loading...