Duy Thanh Nguyen
Orcid: 0000-0002-3448-0618
According to our database1,
Duy Thanh Nguyen
authored at least 16 papers
between 1999 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
2000
2005
2010
2015
2020
0
1
2
3
4
5
6
1
4
1
1
1
1
1
2
2
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
Proceedings of the Next Generation Arithmetic - 4th International Conference, 2023
2022
ShortcutFusion: From Tensorflow to FPGA-Based Accelerator With a Reuse-Aware Memory Allocation for Shortcut Data.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
2021
Layer-Specific Optimization for Mixed Data Flow With Mixed Precision in FPGA Design for CNN-Based Object Detectors.
IEEE Trans. Circuits Syst. Video Technol., 2021
OBET: On-the-Fly Byte-Level Error Tracking for Correcting and Detecting Faults in Unreliable DRAM Systems.
Sensors, 2021
ShortcutFusion: From Tensorflow to FPGA-based accelerator with reuse-aware memory allocation for shortcut data.
CoRR, 2021
IEEE Access, 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
2020
IEEE Trans. Circuits Syst. I Fundam. Theory Appl., 2020
DRAMA: An Approximate DRAM Architecture for High-performance and Energy-efficient Deep Training System.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020
PCM: Precision-Controlled Memory System for Energy Efficient Deep Neural Network Training.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
2019
A High-Throughput and Power-Efficient FPGA Implementation of YOLO CNN for Object Detection.
IEEE Trans. Very Large Scale Integr. Syst., 2019
Energy-efficient DNN-training with Stretchable DRAM Refresh Controller and Critical-bit Protection.
Proceedings of the 2019 International SoC Design Conference, 2019
St-DRC: Stretchable DRAM Refresh Controller with No Parity-overhead Error Correction Scheme for Energy-efficient DNNs.
Proceedings of the 56th Annual Design Automation Conference 2019, 2019
2018
An Approximate Memory Architecture for a Reduction of Refresh Power Consumption in Deep Learning Applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
2013
IEEE Trans. Smart Grid, 2013
1999
Proceedings of the ISSPA '99. Proceedings of the Fifth International Symposium on Signal Processing and its Applications, 1999