Dirmanto Jap
Orcid: 0000-0002-3149-9401
According to our database1,
Dirmanto Jap
authored at least 70 papers
between 2014 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Ablation Analysis for Multi-Device Deep Learning-Based Physical Side-Channel Analysis.
IEEE Trans. Dependable Secur. Comput., 2024
Defeating Low-Cost Countermeasures against Side-Channel Attacks in Lattice-based Encryption A Case Study on Crystals-Kyber.
IACR Trans. Cryptogr. Hardw. Embed. Syst., 2024
Creating from Noise: Trace Generations Using Diffusion Model for Side-Channel Attack.
IACR Cryptol. ePrint Arch., 2024
Machine Learning based Blind Side-Channel Attacks on PQC-based KEMs - A Case Study of Kyber KEM.
IACR Cryptol. ePrint Arch., 2024
Reality Check on Side-Channels: Lessons learnt from breaking AES on an ARM Cortex A processor.
IACR Cryptol. ePrint Arch., 2024
2023
IACR Cryptol. ePrint Arch., 2023
Invited Paper: Machine Learning Based Blind Side-Channel Attacks on PQC-Based KEMs - A Case Study of Kyber KEM.
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
A Desynchronization-Based Countermeasure Against Side-Channel Analysis of Neural Networks.
Proceedings of the Cyber Security, Cryptology, and Machine Learning, 2023
Proceedings of the Applied Cryptography and Network Security Workshops, 2023
2022
Security and Artificial Intelligence, 2022
Security and Artificial Intelligence, 2022
IEEE Trans. Reliab., 2022
IACR Trans. Cryptogr. Hardw. Embed. Syst., 2022
Survey on the Effectiveness of DAPA-Related Attacks against Shift Register Based AEAD Schemes.
IACR Cryptol. ePrint Arch., 2022
SCA Strikes Back: Reverse-Engineering Neural Network Architectures Using Side Channels.
IEEE Des. Test, 2022
2021
Back to the Basics: Seamless Integration of Side-Channel Pre-Processing in Deep Neural Networks.
IEEE Trans. Inf. Forensics Secur., 2021
DAPA: Differential Analysis aided Power Attack on (Non-) Linear Feedback Shift Registers.
IACR Trans. Cryptogr. Hardw. Embed. Syst., 2021
Explain Some Noise: Ablation Analysis for Deep Learning-based Physical Side-channel Analysis.
IACR Cryptol. ePrint Arch., 2021
IEEE Access, 2021
Extraction of Binarized Neural Network Architecture and Secret Parameters Using Side-Channel Information.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
DeepFreeze: Cold Boot Attacks and High Fidelity Model Recovery on Commercial EdgeML Device.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2021
Proceedings of the International Conference on Electronics, Information, and Communication, 2021
Proceedings of the CF '21: Computing Frontiers Conference, 2021
WaC: First Results on Practical Side-Channel Attacks on Commercial Machine Learning Accelerator.
Proceedings of the ASHES@CCS 2021: Proceedings of the 5th Workshop on Attacks and Solutions in Hardware Security, 2021
Divided We Stand, United We Fall: Security Analysis of Some SCA+SIFA Countermeasures Against SCA-Enhanced Fault Template Attacks.
Proceedings of the Advances in Cryptology - ASIACRYPT 2021, 2021
2020
A Framework to Counter Statistical Ineffective Fault Analysis of Block Ciphers Using Domain Transformation and Error Correction.
IEEE Trans. Inf. Forensics Secur., 2020
IEEE Trans. Inf. Forensics Secur., 2020
SITM: See-In-The-Middle Side-Channel Assisted Middle Round Differential Cryptanalysis on SPN Block Ciphers.
IACR Trans. Cryptogr. Hardw. Embed. Syst., 2020
Neural Network-based Inherently Fault-tolerant Hardware Cryptographic Primitives without Explicit Redundancy Checks.
ACM J. Emerg. Technol. Comput. Syst., 2020
Push For More: On Comparison of Data Augmentation and SMOTE With Optimised Deep Learning Architecture For Side-Channel.
IACR Cryptol. ePrint Arch., 2020
DAPA: Differential Analysis aided Power Attack on (Non-)Linear Feedback Shift Registers (Extended version).
IACR Cryptol. ePrint Arch., 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020
Practical Side-Channel Based Model Extraction Attack on Tree-Based Machine Learning Algorithm.
Proceedings of the Applied Cryptography and Network Security Workshops, 2020
2019
IEEE Trans. Inf. Forensics Secur., 2019
IEEE Trans. Computers, 2019
Experimental Evaluation of Deep Neural Network Resistance Against Fault Injection Attacks.
IACR Cryptol. ePrint Arch., 2019
Mind the Portability: A Warriors Guide through Realistic Profiled Side-channel Analysis.
IACR Cryptol. ePrint Arch., 2019
CoRR, 2019
CSI NN: Reverse Engineering of Neural Network Architectures Through Electromagnetic Side Channel.
Proceedings of the 28th USENIX Security Symposium, 2019
Poster: When Adversary Becomes the Guardian - Towards Side-channel Security With Adversarial Attacks.
Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security, 2019
Poster: Recovering the Input of Neural Networks via Single Shot Side-channel Attacks.
Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security, 2019
2018
Toward Threat of Implementation Attacks on Substation Security: Case Study on Fault Detection and Isolation.
IEEE Trans. Ind. Informatics, 2018
On Side-Channel Vulnerabilities of Bit Permutations: Key Recovery and Reverse Engineering.
IACR Cryptol. ePrint Arch., 2018
CSI Neural Network: Using Side-channels to Recover Your Artificial Neural Network Information.
IACR Cryptol. ePrint Arch., 2018
Proceedings of the 23rd IEEE International Conference on Digital Signal Processing, 2018
Proceedings of the 2018 Workshop on Fault Diagnosis and Tolerance in Cryptography, 2018
Proceedings of the 2018 ACM SIGSAC Conference on Computer and Communications Security, 2018
Proceedings of the 2018 IEEE Asia Pacific Conference on Circuits and Systems, 2018
2017
IACR Trans. Symmetric Cryptol., 2017
Attacks in Reality: the Limits of Concurrent Error Detection Codes Against Laser Fault Injection.
J. Hardw. Syst. Secur., 2017
J. Hardw. Syst. Secur., 2017
A study on analyzing side-channel resistant encoding schemes with respect to fault attacks.
J. Cryptogr. Eng., 2017
SCADPA: Side-Channel Assisted Differential-Plaintext Attack on Bit Permutation Based Ciphers.
IACR Cryptol. ePrint Arch., 2017
2016
Mistakes Are Proof That You Are Trying: On Verifying Software Encoding Schemes' Resistance to Fault Injection Attacks.
IACR Cryptol. ePrint Arch., 2016
Comprehensive Laser Sensitivity Profiling and Data Register Bit-Flips for Cryptographic Fault Attacks in 65 Nm FPGA.
Proceedings of the Security, Privacy, and Applied Cryptography Engineering, 2016
The other side of the coin: Analyzing software encoding schemes against fault injection attacks.
Proceedings of the 2016 IEEE International Symposium on Hardware Oriented Security and Trust, 2016
Supervised and unsupervised machine learning for side-channel based Trojan detection.
Proceedings of the 27th IEEE International Conference on Application-specific Systems, 2016
2015
Process Variation Evaluation Using RO PUF for Enhancing SCA-Resistant Dual-Rail Implementation.
Proceedings of the Information Security Applications - 16th International Workshop, 2015
Support vector regression: exploiting machine learning techniques for leakage modeling.
Proceedings of the Fourth Workshop on Hardware and Architectural Support for Security and Privacy, 2015
Proceedings of the Information and Communication Technology, 2015
Proceedings of the 10th Workshop on Embedded Systems Security, 2015
Laser Profiling for the Back-Side Fault Attacks: With a Practical Laser Skip Instruction Attack on AES.
Proceedings of the 1st ACM Workshop on Cyber-Physical System Security, 2015
Proceedings of the 26th IEEE International Conference on Application-specific Systems, 2015
2014
Proceedings of the 2014 International Symposium on Integrated Circuits (ISIC), 2014
Proceedings of the 2014 International Symposium on Integrated Circuits (ISIC), 2014