Dirk J. Wouters
Orcid: 0000-0002-6766-8553
According to our database1,
Dirk J. Wouters
authored at least 31 papers
between 2012 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Improved Arithmetic Performance by Combining Stateful and Non-Stateful Logic in Resistive Random Access Memory 1T-1R Crossbars.
Adv. Intell. Syst., March, 2024
Synaptogen: A cross-domain generative device model for large-scale neuromorphic circuit design.
CoRR, 2024
2023
Neuromorph. Comput. Eng., September, 2023
Neuromorph. Comput. Eng., June, 2023
it Inf. Technol., May, 2023
PLoS Comput. Biol., 2023
Proceedings of the Neuro-Inspired Computational Elements Conference, 2023
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
Eliminating Capacitive Sneak Paths in Associative Capacitive Networks based on Complementary Resistive Switches for In-Memory Computing.
Proceedings of the IEEE International Memory Workshop, 2023
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2023
2022
PLoS Comput. Biol., 2022
Neuromorph. Comput. Eng., 2022
MNEMOSENE: Tile Architecture and Simulator for Memristor-based Computation-in-memory.
ACM J. Emerg. Technol. Comput. Syst., 2022
A Voltage-Controlled, Oscillation-Based ADC Design for Computation-in-Memory Architectures Using Emerging ReRAMs.
ACM J. Emerg. Technol. Comput. Syst., 2022
CoRR, 2022
Proceedings of the IEEE International Test Conference in Asia, 2022
Analysis of VMM Operations on 1S1R Crossbar Arrays and the Influence of Wire Resistances.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
NEUROTEC I: Neuro-inspired Artificial Intelligence Technologies for the Electronics of the Future.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
2021
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
2020
In-Memory Binary Vector-Matrix Multiplication Based on Complementary Resistive Switches.
Adv. Intell. Syst., 2020
Proceedings of the NICE '20: Neuro-inspired Computational Elements Workshop, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2019
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
From Emerging Memory to Novel Devices for Neuromorphic Systems: Consequences for the Reliability Requirements of Memristive Devices.
Proceedings of the IEEE International Reliability Physics Symposium, 2019
Proceedings of the International Conference on Neuromorphic Systems, 2019
2018
The influence of interfacial (sub)oxide layers on the properties of pristine resistive switching devices.
Proceedings of the Non-Volatile Memory Technology Symposium, 2018
2016
Proceedings of the 46th European Solid-State Device Research Conference, 2016
2015
Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, 2015
2012
Analysis of the effect of cell parameters on the maximum RRAM array size considering both read and write.
Proceedings of the 2012 European Solid-State Device Research Conference, 2012