Debasis Mitra

Affiliations:
  • National Institute of Technology, Durgapur, India


According to our database1, Debasis Mitra authored at least 20 papers between 2006 and 2018.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2018
Robust In-Field Testing of Digital Microfluidic Biochips.
ACM J. Emerg. Technol. Comput. Syst., 2018

2017
Design of Practical Parity Generator and Parity Checker Circuits in QCA.
Proceedings of the IEEE International Symposium on Nanoelectronic and Information Systems, 2017

2016
Design of a practical fault-tolerant adder in QCA.
Microelectron. J., 2016

On Fault-Tolerant Design of Exclusive-OR Gates in QCA.
CoRR, 2016

2015
Offline Washing Schemes for Residue Removal in Digital Microfluidic Biochips.
ACM Trans. Design Autom. Electr. Syst., 2015

Certificate-based encoding of gate level description for secure transmission.
Int. J. Electron. Secur. Digit. Forensics, 2015

2014
On-Chip Sample Preparation for Multiple Targets Using Digital Microfluidics.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2014

2013
Signature Embedding in the Functional Description of Reversible Circuit.
Proceedings of the Security in Computing and Communications - International Symposium, 2013

2012
Congestion-aware layout design for high-throughput digital microfluidic biochips.
ACM J. Emerg. Technol. Comput. Syst., 2012

Secure transmission of gate level description.
Proceedings of the 1st International Conference on Recent Advances in Information Technology, 2012

On-Chip Sample Preparation with Multiple Dilutions Using Digital Microfluidics.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2012

Automated path planning for washing in digital microfluidic biochips.
Proceedings of the 2012 IEEE International Conference on Automation Science and Engineering, 2012

On-Line Error Detection in Digital Microfluidic Biochips.
Proceedings of the 21st IEEE Asian Test Symposium, 2012

2011
Test Planning in Digital Microfluidic Biochips Using Efficient Eulerization Techniques.
J. Electron. Test., 2011

On residue removal in digital microfluidic biochips.
Proceedings of the 21st ACM Great Lakes Symposium on VLSI 2010, 2011

2010
Test pattern generation for droop faults.
IET Comput. Digit. Tech., 2010

Testing of Digital Microfluidic Biochips Using Improved Eulerization Techniques and the Chinese Postman Problem.
Proceedings of the 19th IEEE Asian Test Symposium, 2010

2009
Droop sensitivity of stuck-at fault tests.
IET Comput. Digit. Tech., 2009

2008
Accelerated Functional Testing of Digital Microfluidic Biochips.
Proceedings of the 17th IEEE Asian Test Symposium, 2008

2006
Test Pattern Generation for Power Supply Droop Faults.
Proceedings of the 19th International Conference on VLSI Design (VLSI Design 2006), 2006


  Loading...