David Merodio Codinachs
Orcid: 0000-0001-6854-9241
According to our database1,
David Merodio Codinachs
authored at least 23 papers
between 2010 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Development of High-Performance DSP Algorithms on the European Rad-Hard NG-ULTRA SoC FPGA.
CoRR, 2024
2023
IEEE Embed. Syst. Lett., June, 2023
PyXEL: Exploring Bitstream Analysis to Assess and Enhance the Robustness of Designs on FPGAs.
Proceedings of the 19th International Conference on Synthesis, 2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
2022
Proceedings of the 28th IEEE International Symposium on On-Line Testing and Robust System Design, 2022
Analysis of Proton-induced Single Event Effect in the On-Chip Memory of Embedded Process.
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2022
2021
Development and Testing on the European Space-Grade BRAVE FPGAs: Evaluation of NG-Large Using High-Performance DSP Benchmarks.
IEEE Access, 2021
2019
A new CAD tool for Single Event Transient Analysis and mitigation on Flash-based FPGAs.
Integr., 2019
2018
SETA: A CAD Tool for Single Event Transient Analysis and Mitigation on Flash-Based FPGAs.
Proceedings of the 15th International Conference on Synthesis, 2018
Proceedings of the 2018 NASA/ESA Conference on Adaptive Hardware and Systems, 2018
Proceedings of the 2018 NASA/ESA Conference on Adaptive Hardware and Systems, 2018
BRAVE NG-MEDIUM FPGA reconfiguration through SpaceWire: example use case and performance analysis.
Proceedings of the 2018 NASA/ESA Conference on Adaptive Hardware and Systems, 2018
2017
Effective Mitigation of Radiation-induced Single Event Transient on Flash-based FPGAs.
Proceedings of the on Great Lakes Symposium on VLSI 2017, 2017
2016
Proceedings of the 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2016
Proceedings of the 21th IEEE European Test Symposium, 2016
2015
On the design of highly reliable system-on-chip using dynamically reconfigurable FPGAs.
Proceedings of the 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2015
Proceedings of the 2015 NASA/ESA Conference on Adaptive Hardware and Systems, 2015
2014
Validation of a tool for estimating the effects of soft-errors on modern SRAM-based FPGAs.
Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium, 2014
2013
IEEE Trans. Computers, 2013
Proceedings of the 2013 IEEE 19th International On-Line Testing Symposium (IOLTS), 2013
Proceedings of the 2013 NASA/ESA Conference on Adaptive Hardware and Systems, 2013
2011
Proceedings of the 17th IEEE International On-Line Testing Symposium (IOLTS 2011), 2011
2010
A Reliable Reconfiguration Controller for Fault-Tolerant Embedded Systems on Multi-FPGA Platforms.
Proceedings of the 25th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2010