David H. K. Hoe

Orcid: 0000-0002-3010-0921

According to our database1, David H. K. Hoe authored at least 18 papers between 1989 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
The Impact of Noise on Quantum Adder Circuits: An IBM Quantum Case Study.
Proceedings of the 67th IEEE International Midwest Symposium on Circuits and Systems, 2024

2019
Bayesian inference using stochastic logic: A study of buffering schemes for mitigating autocorrelation.
Int. J. Approx. Reason., 2019

Implementing Stochastic Bayesian Inference : Design of the Stochastic Number Generators.
Proceedings of the 62nd IEEE International Midwest Symposium on Circuits and Systems, 2019

2017
Bayesian inference using spintronic technology: A proposal for an MRAM-based stochastic logic gate.
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017

2015
The Design of Low Noise Amplifiers in Deep Submicron CMOS Processes: A Convex Optimization Approach.
VLSI Design, 2015

2014
Towards Secure Analog Designs: A Secure Sense Amplifier Using Memristors.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2014

Designing Stealthy Trojans with Sequential Logic: A Stream Cipher Case Study.
Proceedings of the 51st Annual Design Automation Conference 2014, 2014

2013
FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders.
VLSI Design, 2013

Image segmentation on GPGPUs: a cellular automata-based approach.
Proceedings of the 2013 Summer Simulation Multiconference, 2013

Designing an agent based model for the efficient removal of red imported fire ant colonies.
Proceedings of the 2013 Summer Simulation Multiconference, 2013

Development of a concept inventory for microelectronics courses.
Proceedings of the IEEE Frontiers in Education Conference, 2013

2012
Cellular Automata-Based Parallel Random Number Generators Using FPGAs.
Int. J. Reconfigurable Comput., 2012

Optimization of short channel CMOS LNAs by geometric programming.
Proceedings of the 55th IEEE International Midwest Symposium on Circuits and Systems, 2012

An efficient FPGA random number generator using LFSRs and cellular automata.
Proceedings of the 55th IEEE International Midwest Symposium on Circuits and Systems, 2012

1996
An auto-ranging photodiode preamplifier with 114 dB dynamic range.
IEEE J. Solid State Circuits, 1996

1991
GaAs pipelined dynamic logic.
Integr., 1991

1989
Cell and circuit design for single-poly EPROM.
IEEE J. Solid State Circuits, August, 1989

A microprogrammable processor using single poly EPROM.
Integr., 1989


  Loading...