David A. Johns
Orcid: 0000-0001-8198-9890Affiliations:
- University of Toronto, ON, Canada
According to our database1,
David A. Johns
authored at least 57 papers
between 1993 and 2020.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2020
IEEE Trans. Circuits Syst. II Express Briefs, 2020
2019
A Third-Order Integrated Passive Switched-Capacitor Filter Obtained With a Continuous-Time Design Approach.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019
2018
Proceedings of the 2018 IEEE Custom Integrated Circuits Conference, 2018
2016
IEEE Trans. Circuits Syst. II Express Briefs, 2016
2015
A Flexible Charge-Balanced Ratiometric Open-Loop Readout System for Capacitive Inertial Sensors.
IEEE Trans. Circuits Syst. II Express Briefs, 2015
A pseudo-differential charge balanced ratiometric readout system for capacitive inertial sensors.
Proceedings of the IEEE 58th International Midwest Symposium on Circuits and Systems, 2015
Proceedings of the IEEE 28th Canadian Conference on Electrical and Computer Engineering, 2015
2013
IEEE Trans. Circuits Syst. I Regul. Pap., 2013
2012
Proceedings of the 55th IEEE International Midwest Symposium on Circuits and Systems, 2012
2010
IEEE Trans. Circuits Syst. I Regul. Pap., 2010
IEEE J. Solid State Circuits, 2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
2009
IEEE J. Solid State Circuits, 2009
A 50MS/s 9.9mW pipelined ADC with 58dB SNDR in 0.18µm CMOS using capacitive charge-pumps.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009
Proceedings of the 35th European Solid-State Circuits Conference, 2009
2008
IEEE Trans. Very Large Scale Integr. Syst., 2008
IEEE Trans. Circuits Syst. II Express Briefs, 2008
A High Bandwidth Power Scalable Sub-Sampling 10-Bit Pipelined ADC With Embedded Sample and Hold.
IEEE J. Solid State Circuits, 2008
An 11-Bit 45 MS/s Pipelined ADC With Rapid Calibration of DAC Errors in a Multibit Pipeline Stage.
IEEE J. Solid State Circuits, 2008
Proceedings of the ESSCIRC 2008, 2008
2007
A high bandwidth power scaleable sub-sampling 10-bit pipelined ADC with embedded sample and hold.
Proceedings of the 33rd European Solid-State Circuits Conference, 2007
An 11-bit 45MS/s pipelined ADC with rapid calibration of DAC errors in a multi-bit pipeline stage.
Proceedings of the 33rd European Solid-State Circuits Conference, 2007
2006
IEEE Trans. Very Large Scale Integr. Syst., 2006
IEEE Trans. Circuits Syst. II Express Briefs, 2006
IEEE J. Solid State Circuits, 2006
2005
A 50-MS/s (35 mW) to 1-kS/s (15 μW) power scaleable 10-bit pipelined ADC using rapid power-on opamps and minimal bias current variation.
IEEE J. Solid State Circuits, 2005
Proceedings of the 31st European Solid-State Circuits Conference, 2005
2004
A low-power crosstalk-insensitive signaling scheme for chip-to-chip communication.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
A power-efficient 4-PAM signaling scheme with convolutional encoder in space for chip-to-chip communication.
Proceedings of the 33rd European Solid-State Circuits Conference, 2004
2003
IEEE Trans. Circuits Syst. II Express Briefs, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the ESSCIRC 2003, 2003
2002
IEEE J. Solid State Circuits, 2002
A 5th order Gm-C filter in 0.25 µm CMOS with digitally programmable poles and zeroes.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
2001
A transimpedance amplifier with DC-coupled differential photodiode current sensing for wireless optical communications.
Proceedings of the IEEE 2001 Custom Integrated Circuits Conference, 2001
2000
IEEE J. Solid State Circuits, 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1999
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999
1998
IEEE J. Solid State Circuits, 1998
Proceedings of the 1998 IEEE International Conference on Acoustics, 1998
1997
IEEE J. Solid State Circuits, 1997
1995
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995
1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
1993
Equalization and linearization via linear negative feedback.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993
A High-Quality Analog Oscillator Using Oversampling D/A Conversion Techniques.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993
On the Effect of Comparator Hysteresis in Interpolative Delta Sigma Modulators.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993
Highly Selective "Analog" Filters Using Delta Sigma Based IIR Filtering.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993
Proceedings of the IEEE International Conference on Acoustics, 1993