Daniela Sanchez Lopera

Orcid: 0000-0001-8750-7696

According to our database1, Daniela Sanchez Lopera authored at least 15 papers between 2020 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Leveraging Large Language Models for the Automated Documentation of Hardware Designs.
Proceedings of the 13th Mediterranean Conference on Embedded Computing, 2024

Fake Timer: An Engine for Accurate Timing Estimation in Register Transfer Level Designs.
Proceedings of the 25th International Symposium on Quality Electronic Design, 2024

An Automated Exhaustive Fault Analysis Technique guided by Processor Formal Verification Methods.
Proceedings of the 25th International Symposium on Quality Electronic Design, 2024

2023
Using Graph Neural Networks for Timing Estimations of RTL Intermediate Representations.
Proceedings of the 5th ACM/IEEE Workshop on Machine Learning for CAD, 2023

MEET: A Monte Carlo Exploration-Exploitation Trade-Off for Buffer Sampling.
Proceedings of the IEEE International Conference on Acoustics, 2023

Special Session: Machine Learning for Embedded System Design.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2023

2022
Early RTL delay prediction using neural networks.
Microprocess. Microsystems, October, 2022

Industrial Experience with Open-Source EDA Tools.
Proceedings of the 2022 ACM/IEEE Workshop on Machine Learning for CAD, 2022

Applying GNNs to Timing Estimation at RTL.
Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, 2022

Label-Aware Ranked Loss for Robust People Counting Using Automotive In-Cabin Radar.
Proceedings of the IEEE International Conference on Acoustics, 2022

2021
Aspect-Oriented Design Automation with Model Transformation.
Proceedings of the 29th IFIP/IEEE International Conference on Very Large Scale Integration, 2021

Transformative Hardware Design Following the Model-Driven Architecture Vision.
Proceedings of the VLSI-SoC: Technology Advancement on SoC Design, 2021

RTL Delay Prediction Using Neural Networks.
Proceedings of the IEEE Nordic Circuits and Systems Conference, NorCAS 2021, Oslo, 2021

A Survey of Graph Neural Networks for Electronic Design Automation.
Proceedings of the 3rd ACM/IEEE Workshop on Machine Learning for CAD, 2021

2020
SoC Design Automation with ML - It's Time for Research.
Proceedings of the MLCAD '20: 2020 ACM/IEEE Workshop on Machine Learning for CAD, 2020


  Loading...