Daniel Lorenz

Affiliations:
  • OFFIS Institute for Information Technology, Oldenburg, Germany


According to our database1, Daniel Lorenz authored at least 10 papers between 2012 and 2022.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2022
Ein Verfahren zur zustandsbasierten Abstraktion und Simulation der Leistungsaufnahme von digitalen integrierten Schaltungskomponenten auf Systemebene.
PhD thesis, 2022

2020
A Timed-Value Stream Based ESL Timing and Power Estimation and Simulation Framework for Heterogeneous MPSoCs.
Int. J. Parallel Program., 2020

2014
An ESL timing & power estimation and simulation framework for heterogeneous socs.
Proceedings of the XIVth International Conference on Embedded Computer Systems: Architectures, 2014

Data-and State-Dependent Power Characterisation and Simulation of Black-Box RTL IP Components at System Level.
Proceedings of the 17th Euromicro Conference on Digital System Design, 2014

2013
Enabling energy-aware design decisions for behavioural descriptions containing black-box IP-components.
Proceedings of the 2013 23rd International Workshop on Power and Timing Modeling, 2013

A database for the integration of power data on system level.
Proceedings of Eurocon 2013, 2013

2012
Fast Propagation of Hamming and Signal Distances for Register-Transfer Level Datapaths.
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2012

Non-invasive Power Simulation at System-Level with SystemC.
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2012

Nicht-invasive Simulation des Energieverbrauchs von Hardware-Komponenten auf Systemebene mit SystemC.
Proceedings of the Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV), 2012

From RTL IP to functional system-level models with extra-functional properties.
Proceedings of the 10th International Conference on Hardware/Software Codesign and System Synthesis, 2012


  Loading...