Dakshina Dasari

Orcid: 0000-0002-6130-349X

Affiliations:
  • Robert Bosch GmbH, Stuttgart, Germany


According to our database1, Dakshina Dasari authored at least 31 papers between 2011 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Introduction to the Special Issue on Real-Time Computing in the IoT-to-Edge-to-Cloud Continuum.
ACM Trans. Embed. Comput. Syst., January, 2024

2023
On the QNX IPC: Assessing Predictability for Local and Distributed Real-Time Systems.
Proceedings of the 29th IEEE Real-Time and Embedded Technology and Applications Symposium, 2023

Memory Latency Distribution-Driven Regulation for Temporal Isolation in MPSoCs.
Proceedings of the 35th Euromicro Conference on Real-Time Systems, 2023

2022
Memory Utilization-Based Dynamic Bandwidth Regulation for Temporal Isolation in Multi-Cores.
Proceedings of the 28th IEEE Real-Time and Embedded Technology and Applications Symposium, 2022

End-to-End Analysis of Event Chains under the QNX Adaptive Partitioning Scheduler.
Proceedings of the 28th IEEE Real-Time and Embedded Technology and Applications Symposium, 2022

2021
Performance modeling of heterogeneous HW platforms.
Microprocess. Microsystems, November, 2021

Budget-based real-time Executor for Micro-ROS.
CoRR, 2021

Brief Industry Paper: Dissecting the QNX Adaptive Partitioning Scheduler.
Proceedings of the 27th IEEE Real-Time and Embedded Technology and Applications Symposium, 2021

Overhead-Aware Study of Hierarchical Fixed Priority Preemptive Systems.
Proceedings of the 26th IEEE International Conference on Emerging Technologies and Factory Automation, 2021

2020
Exact response time analysis of fixed priority systems based on sporadic servers.
J. Syst. Archit., 2020

Applying Reservation-based Scheduling to a μC-based Hypervisor: An industrial case study.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020

2019
System Performance Modelling of Heterogeneous HW Platforms: An Automated Driving Case Study.
Proceedings of the 22nd Euromicro Conference on Digital System Design, 2019

2018
Time-Triggered Co-Scheduling of Computation and Communication with Jitter Requirements.
IEEE Trans. Computers, 2018

Response Time Analysis for Fixed Priority Servers.
Proceedings of the 26th International Conference on Real-Time Networks and Systems, 2018

Scheduling multi-rate real-time applications on clustered many-core architectures with memory constraints.
Proceedings of the 23rd Asia and South Pacific Design Automation Conference, 2018

2017
Analyzing end-to-end delays in automotive systems at various levels of timing information.
SIGBED Rev., 2017

End-to-end timing analysis of cause-effect chains in automotive embedded systems.
J. Syst. Archit., 2017

A generic framework facilitating early analysis of data propagation delays in multi-rate systems (Invited paper).
Proceedings of the 23rd IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, 2017

Partitioning and Analysis of the Network-on-Chip on a COTS Many-Core Platform.
Proceedings of the 2017 IEEE Real-Time and Embedded Technology and Applications Symposium, 2017

Communication Centric Design in Complex Automotive Embedded Systems.
Proceedings of the 29th Euromicro Conference on Real-Time Systems, 2017

2016
A framework for memory contention analysis in multi-core platforms.
Real Time Syst., 2016

Synthesizing Job-Level Dependencies for Automotive Multi-rate Effect Chains.
Proceedings of the 22nd IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, 2016

Contention-Free Execution of Automotive Applications on a Clustered Many-Core Platform.
Proceedings of the 28th Euromicro Conference on Real-Time Systems, 2016

2015
Investigation on AUTOSAR-Compliant Solutions for Many-Core Architectures.
Proceedings of the 2015 Euromicro Conference on Digital System Design, 2015

2014
Timing Analysis of Real-Time Systems Considering the Contention on the Shared Interconnection Network in Multicores
PhD thesis, 2014

NoC contention analysis using a branch-and-prune algorithm.
ACM Trans. Embed. Comput. Syst., 2014

2013
Identifying the sources of unpredictability in COTS-based multicore systems.
Proceedings of the 8th IEEE International Symposium on Industrial Embedded Systems, 2013

Timing analysis of PCM main memory in multicore systems.
Proceedings of the 2013 IEEE 19th International Conference on Embedded and Real-Time Computing Systems and Applications, 2013

2012
An Analysis of the Impact of Bus Contention on the WCET in Multicores.
Proceedings of the 14th IEEE International Conference on High Performance Computing and Communication & 9th IEEE International Conference on Embedded Software and Systems, 2012

2011
Response Time Analysis of COTS-Based Multicores Considering the Contention on the Shared Memory Bus.
Proceedings of the IEEE 10th International Conference on Trust, 2011

WCET analysis considering contention on memory bus in COTS-based multicores.
Proceedings of the IEEE 16th Conference on Emerging Technologies & Factory Automation, 2011


  Loading...