Daibashish Gangopadhyay
According to our database1,
Daibashish Gangopadhyay
authored at least 12 papers
between 2006 and 2016.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2016
9.4 A 2×2 WLAN and Bluetooth combo SoC in 28nm CMOS with on-chip WLAN digital power amplifier, integrated 2G/BT SP3T switch and BT pulling cancelation.
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016
2014
IEEE J. Solid State Circuits, 2014
2012
IEEE Trans. Biomed. Circuits Syst., 2012
A 0.8-2 GHz Fully-Integrated QPLL-Timed Direct-RF-Sampling Bandpass ΣΔ ADC in 0.13 µm CMOS.
IEEE J. Solid State Circuits, 2012
A 1.1µW 2.1µVRMS input noise chopper-stabilized amplifier for bio-medical applications.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
2011
A 2.4-GHz Extended-Range Type-I SigmaDelta Fractional-N Synthesizer With 1.8-MHz Loop Bandwidth and -110-dBc/Hz Phase Noise.
IEEE Trans. Circuits Syst. II Express Briefs, 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Analog Chirp Fourier Transform for high-resolution real-time wideband RF spectrum Analysis.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Compressed sensing reconstruction: Comparative study with applications to ECG bio-signals.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
2010
A Mode-I/Mode-III UWB LNA with programmable gain and 20 dB WLAN blocker rejection in 130nm CMOS.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
2006
Proceedings of the 19th International Conference on VLSI Design (VLSI Design 2006), 2006