Costas Efstathiou
Orcid: 0000-0002-1586-3840
According to our database1,
Costas Efstathiou
authored at least 86 papers
between 1984 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
1985
1990
1995
2000
2005
2010
2015
2020
0
5
10
1
1
2
3
3
1
2
1
1
2
2
2
2
1
1
1
1
1
3
1
4
6
7
7
6
2
2
1
2
1
1
1
6
1
4
2
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
Microprocess. Microsystems, 2023
2022
Proceedings of the 30th IFIP/IEEE 30th International Conference on Very Large Scale Integration, 2022
2021
Microprocess. Microsystems, 2021
2020
J. Circuits Syst. Comput., 2020
2019
Proceedings of the 29th International Symposium on Power and Timing Modeling, 2019
2018
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018
Proceedings of the 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era, 2018
Proceedings of the 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era, 2018
2017
Proceedings of the 12th International Conference on Design & Technology of Integrated Systems In Nanoscale Era, 2017
2016
Proceedings of the 20th Pan-Hellenic Conference on Informatics, 2016
Proceedings of the 20th Pan-Hellenic Conference on Informatics, 2016
Proceedings of the 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era, 2016
Proceedings of the 2016 Euromicro Conference on Digital System Design, 2016
2015
Proceedings of the 19th Panhellenic Conference on Informatics, 2015
Proceedings of the 19th Panhellenic Conference on Informatics, 2015
Proceedings of the 2015 IEEE Computer Society Annual Symposium on VLSI, 2015
Proceedings of the 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2015
Proceedings of the 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2015
Proceedings of the 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2015
2014
IEEE Trans. Very Large Scale Integr. Syst., 2014
An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014
Efficient modulo 2<sup>n</sup>+1 multiply and multiply-add units based on modified Booth encoding.
Integr., 2014
Proceedings of the 18th Panhellenic Conference on Informatics, 2014
Proceedings of the 9th International Design and Test Symposium, 2014
Proceedings of the 9th International Design and Test Symposium, 2014
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014
Proceedings of the 9th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2014
Accumulator-based self-adjusting output data compression for embedded word-organized DRAMs.
Proceedings of the 9th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2014
Proceedings of the 9th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2014
2013
IEEE Trans. Circuits Syst. II Express Briefs, 2013
Comput. Electr. Eng., 2013
On the design of modulo 2<sup>n</sup> + 1 dot product and generalized multiply-add units.
Comput. Electr. Eng., 2013
Proceedings of the 21st IEEE/IFIP International Conference on VLSI and System-on-Chip, 2013
Proceedings of the 2013 IEEE 19th International On-Line Testing Symposium (IOLTS), 2013
Test set embedding into accumulator-generated sequences targeting hard-to-detect faults.
Proceedings of the 8th International Design and Test Symposium, 2013
Proceedings of the 8th International Design and Test Symposium, 2013
Proceedings of the Great Lakes Symposium on VLSI 2013 (part of ECRC), 2013
Proceedings of the 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2013
Proceedings of the 8th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2013
2012
IET Comput. Digit. Tech., 2012
Proceedings of the 16th Panhellenic Conference on Informatics, PCI 2012, 2012
Proceedings of the 7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2012
Proceedings of the 7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2012
Test set embedding into low-power sequences based on a traveling salesman problem formulation.
Proceedings of the 7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2012
Proceedings of the 7th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2012
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012
2011
Proceedings of the 16th European Test Symposium, 2011
Proceedings of the 14th Euromicro Conference on Digital System Design, 2011
2010
Microelectron. J., 2010
Integr., 2010
Proceedings of the 14th Panhellenic Conference on Informatics, 2010
Proceedings of the 17th IEEE International Conference on Electronics, 2010
2009
2008
IEEE Trans. Circuits Syst. II Express Briefs, 2008
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008
2007
IEEE Trans. Very Large Scale Integr. Syst., 2007
IET Comput. Digit. Tech., 2007
Proceedings of the 14th IEEE International Conference on Electronics, 2007
Proceedings of 12th IEEE International Conference on Emerging Technologies and Factory Automation, 2007
2006
Proceedings of the Ninth Euromicro Conference on Digital System Design: Architectures, Methods and Tools (DSD 2006), 30 August, 2006
2005
Proceedings of the 12th IEEE International Conference on Electronics, 2005
2004
Proceedings of the 2004 Euromicro Symposium on Digital Systems Design (DSD 2004), Architectures, Methods and Tools, 31 August, 2004
2003
A Virtual Signalling Protocol for Transparently Embedding Advanced Traffic Control and Resource Management Functionality in ATM Core Networks.
Proceedings of the Management of Multimedia Networks and Services, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
A systematic methodology for designing area-time efficient parallel-prefix modulo 2<sup>n</sup> - 1 adders.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 9th IEEE International On-Line Testing Symposium (IOLTS 2003), 2003
Proceedings of the 2003 10th IEEE International Conference on Electronics, 2003
Proceedings of the 14th IEEE International Conference on Application-Specific Systems, 2003
2002
Proceedings of the 2002 9th IEEE International Conference on Electronics, 2002
2001
A Formal Test Set for RNS Adders and an Efficient Low Power BIST Scheme.
Proceedings of the 2nd Latin American Test Workshop, 2001
Proceedings of the 7th IEEE International On-Line Testing Workshop (IOLTW 2001), 2001
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001
Proceedings of the 15th IEEE Symposium on Computer Arithmetic (Arith-15 2001), 2001
2000
Proceedings of the 1st International Symposium on Quality of Electronic Design (ISQED 2000), 2000
Proceedings of the 2000 7th IEEE International Conference on Electronics, 2000
1990
1984
Proceedings of the Fehlertolerierende Rechensysteme, 1984