Corentin Pochet
Orcid: 0000-0002-3826-340X
According to our database1,
Corentin Pochet
authored at least 9 papers
between 2020 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
A 2.5-20kSps in-Pixel Direct Digitization Front-End for ECoG with In-Stimulation Recording.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2024
2022
A 310 nW Temperature Sensor Achieving 9.8 mK Resolution Using a DFLL-Based Readout Circuit.
IEEE Trans. Circuits Syst. II Express Briefs, 2022
A Pseudo-Virtual Ground Feedforwarding Technique Enabling Linearization and Higher Order Noise Shaping in VCO-Based ΔΣ Modulators.
IEEE J. Solid State Circuits, 2022
A 4.4μW 2.5kHz-BW 92.1dB-SNDR 3<sup>rd</sup>-Order VCO-Based ADC With Pseudo Virtual Ground Feedforward Linearization.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022
2021
A 174.7-dB FoM, 2<sup>nd</sup>-Order VCO-Based ExG-to-Digital Front-End Using a Multi-Phase Gated-Inverted-Ring Oscillator Quantizer.
IEEE Trans. Biomed. Circuits Syst., 2021
IEEE J. Solid State Circuits, 2021
28.4 A 400mVpp 92.3 dB-SNDR 1kHz-BW 2<sup>nd</sup>-Order VCO-Based ExG-to-Digital Front-End Using a Multiphase Gated-Inverted Ring-Oscillator Quantizer.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
2020
A 22.3-nW, 4.55 cm<sup>2</sup> Temperature-Robust Wake-Up Receiver Achieving a Sensitivity of -69.5 dBm at 9 GHz.
IEEE J. Solid State Circuits, 2020