Chun-Hsian Huang
Orcid: 0000-0002-0508-6312
According to our database1,
Chun-Hsian Huang
authored at least 39 papers
between 2005 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2006
2008
2010
2012
2014
2016
2018
2020
2022
2024
0
1
2
3
4
5
6
2
1
2
1
1
1
2
1
1
2
1
3
3
1
1
2
1
1
1
2
1
2
1
1
1
2
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
An Edge and Trustworthy AI UAV System With Self-Adaptivity and Hyperspectral Imaging for Air Quality Monitoring.
IEEE Internet Things J., October, 2024
Comput. Electr. Eng., 2024
ACNNE: An Adaptive Convolution Engine for CNNs Acceleration Exploiting Partial Reconfiguration on FPGAs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
2023
ETAUS: An Edge and Trustworthy AI UAV System with Self-Adaptivity for Air Quality Monitoring.
IROS, 2023
Area-Adaptive Air Quality Monitoring Based on FPGA with Edge AI and Hyperspectral Imaging.
Proceedings of the 49th Annual Conference of the IEEE Industrial Electronics Society, 2023
2022
IEEE Access, 2022
2021
Comput. Electron. Agric., 2021
An FPGA-Based Hardware/Software Design Using Binarized Neural Networks for Agricultural Applications: A Case Study.
IEEE Access, 2021
Proceedings of the 2021 IEEE International Conference on Omni-Layer Intelligent Systems, 2021
2020
HDA: Hierarchical and dependency-aware task mapping for network-on-chip based embedded systems.
J. Syst. Archit., 2020
Proceedings of the 2020 IEEE International Conference on Consumer Electronics (ICCE), 2020
2019
Comput. Electr. Eng., 2019
2018
Proceedings of the 11th International Workshop on Network on Chip Architectures, 2018
2017
Microprocess. Microsystems, 2017
2016
Introduction to the special issue on smart reconfigurable system modeling, design, and implementation.
Microprocess. Microsystems, 2016
Introduction to the special issue on reconfigurable cyber-physical and embedded system design.
J. Syst. Archit., 2016
2015
Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2015
Proceedings of the 13th IEEE International Conference on Embedded and Ubiquitous Computing, 2015
2014
A reconfigurable point target detection system based on morphological clutter elimination.
J. Syst. Archit., 2014
2013
Virtualizable hardware/software design infrastructure for dynamically partially reconfigurable systems.
ACM Trans. Reconfigurable Technol. Syst., 2013
Learning-based adaptation to applications and environments in a reconfigurable network-on-chip for reducing crosstalk and dynamic power consumption.
Comput. Electr. Eng., 2013
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
2011
Model-Based Verification and Estimation Framework for Dynamically Partially Reconfigurable Systems.
IEEE Trans. Ind. Informatics, 2011
2010
Scheduling and Placement of Hardware/Software Real-Time Relocatable Tasks in Dynamically Partially Reconfigurable Systems.
ACM Trans. Reconfigurable Technol. Syst., 2010
Model-based platform-specific co-design methodology for dynamically partially reconfigurable systems with hardware virtualization and preemption.
J. Syst. Archit., 2010
UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems.
J. Syst. Archit., 2010
A Self-Adaptive Hardware/Software System Architecture for Ubiquitous Computing Applications.
Proceedings of the Ubiquitous Intelligence and Computing - 7th International Conference, 2010
Learning-based adaptation to applications and environments in a reconfigurable Network-on-Chip.
Proceedings of the Design, Automation and Test in Europe, 2010
2009
J. Syst. Softw., 2009
Hardware task scheduling and placement in operating systems for dynamically reconfigurable SoC.
J. Embed. Comput., 2009
IEEE Embed. Syst. Lett., 2009
On the Use of a UML-Based HW/SW Co-Design Platform for Reconfigurable Cryptographic Systems.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
2008
Software-Controlled Dynamically Swappable Hardware Design in Partially Reconfigurable Systems.
EURASIP J. Embed. Syst., 2008
UML-based hardware/software co-design platform for dynamically partially reconfigurable network security systems.
Proceedings of the 13th Asia-Pacific Computer Systems Architecture Conference, 2008
2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
2006
Perfecto: A Systemc-Based Performance Evaluation Framework for Dynamically Partially Reconfigurable Systems.
Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), 2006
Proceedings of the Automated Technology for Verification and Analysis, 2006
2005
Proceedings of the Automated Technology for Verification and Analysis, 2005