Christina Giannoula
Orcid: 0000-0003-0162-4547
According to our database1,
Christina Giannoula
authored at least 35 papers
between 2018 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
PyGim : An Efficient Graph Neural Network Library for Real Processing-In-Memory Architectures.
Proc. ACM Meas. Anal. Comput. Syst., December, 2024
Evaluating the Effectiveness of Microarchitectural Hardware Fault Detection for Application-Specific Requirements.
CoRR, 2024
CoRR, 2024
IEEE Access, 2024
Proceedings of the Seventh Annual Conference on Machine Learning and Systems, 2024
Low-Bitwidth Floating Point Quantization for Efficient High-Quality Diffusion Models.
Proceedings of the IEEE International Symposium on Workload Characterization, 2024
Sylva: Sparse Embedded Adapters via Hierarchical Approximate Second-Order Information.
Proceedings of the 38th ACM International Conference on Supercomputing, 2024
Proceedings of the Nineteenth European Conference on Computer Systems, 2024
Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2024
Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2024
2023
J. Supercomput., April, 2023
DaeMon: Architectural Support for Efficient Data Movement in Fully Disaggregated Systems.
Proc. ACM Meas. Anal. Comput. Syst., March, 2023
CoRR, 2023
CoRR, 2023
CoRR, 2023
Proceedings of the Abstract Proceedings of the 2023 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, 2023
2022
SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures.
Proc. ACM Meas. Anal. Comput. Syst., 2022
Accelerating Irregular Applications via Efficient Synchronization and Data Access Techniques.
CoRR, 2022
CoRR, 2022
RevaMp3D: Architecting the Processor Core and Cache Hierarchy for Systems with Monolithically-Integrated Logic and Memory.
CoRR, 2022
Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems.
CoRR, 2022
SparseP: Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Systems.
CoRR, 2022
Benchmarking a New Paradigm: Experimental Analysis and Characterization of a Real Processing-in-Memory System.
IEEE Access, 2022
Towards Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures.
Proceedings of the SIGMETRICS/PERFORMANCE '22: ACM SIGMETRICS/IFIP PERFORMANCE Joint International Conference on Measurement and Modeling of Computer Systems, Mumbai, India, June 6, 2022
SparseP: Efficient Sparse Matrix Vector Multiplication on Real Processing-In-Memory Architectures.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2022
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2022
2021
Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture.
CoRR, 2021
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2021
Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-In-Memory Hardware.
Proceedings of the 12th International Green and Sustainable Computing Workshops, 2021
2020
Proceedings of the 38th IEEE International Conference on Computer Design, 2020
2019
SMASH: Co-designing Software Compression and Hardware-Accelerated Indexing for Efficient Sparse Matrix Operations.
Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, 2019
Proceedings of the 16th ACM International Conference on Computing Frontiers, 2019
2018
Proceedings of the High Performance Computing - 33rd International Conference, 2018