Chien-Hung Kuo

According to our database1, Chien-Hung Kuo authored at least 22 papers between 2000 and 2019.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
Image quality assessment for advertising applications based on neural network.
J. Vis. Commun. Image Represent., 2019

A Delta-Sigma Modulator with UPWM Quantizer for Digital Audio Class-D Amplifier.
Proceedings of the 26th International Conference on Mixed Design of Integrated Circuits and Systems, 2019

A Clock-Free 200MS/s 10-bit Time-Interleaved SAR ADC.
Proceedings of the 26th International Conference on Mixed Design of Integrated Circuits and Systems, 2019

2016
A quadruple-sampling second-order delta-sigma modulator.
Proceedings of the IEEE 5th Global Conference on Consumer Electronics, 2016

A delta-sigma modulator-based class-D amplifier.
Proceedings of the IEEE 5th Global Conference on Consumer Electronics, 2016

2015
Parallel vertical hall-effect device using amplifier applied to micro-magnetic sensor.
Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2015

2013
A center-aligned digital pulse-width modulator for envelope modulation of polar transmitters.
Proceedings of the 21st IEEE/IFIP International Conference on VLSI and System-on-Chip, 2013

An energy-efficiency split SAR ADC with floating capacitor and unit-cap bias-switching.
Proceedings of the IEEE International Symposium on Consumer Electronics, 2013

2012
Design and implementation of a low-power OFDM receiver for wireless communications.
IEEE Trans. Consumer Electron., 2012

Design of a low-power OFDM baseband receiver for wireless communications.
Proceedings of the IEEE International Conference on Consumer Electronics, 2012

2011
A high energy-efficiency SAR ADC based on partial floating capacitor switching technique.
Proceedings of the 37th European Solid-State Circuits Conference, 2011

2010
A Low-Voltage Fourth-Order Cascade Delta-Sigma Modulator in 0.18-muhboxm CMOS.
IEEE Trans. Circuits Syst. I Regul. Pap., 2010

A sixth-order 4-2 SMASH CIFF complex bandpass ΔΣ modulator with delaying digital input feedforward.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

2008
An ultra low-voltage multibit delta-sigma modulator for audio-band application.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

An ultra low-power delta-sigma modulator using charge-transfer amplifier technique.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008

A 0.8V SOP-based cascade multibit delta-sigma modulator for wideband applications.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008

2005
A frequency synthesizer using two different delay feedbacks.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

A tunable bandpass ΔΣ modulator using double sampling.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

2004
A 1-V 10.7-MHz fourth-order bandpass ΔΣ modulators using two switched op amps.
IEEE J. Solid State Circuits, 2004

2001
CMOS oversampling ΔΣ magnetic-to-digital converters.
IEEE J. Solid State Circuits, 2001

CMOS oversampling Sigma-Delta magnetic to digital converters.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

2000
A double-sampling pseudo-two-path bandpass ΔΣ modulator.
IEEE J. Solid State Circuits, 2000


  Loading...