Chia-Cheng Wu

Orcid: 0000-0001-9870-8290

According to our database1, Chia-Cheng Wu authored at least 17 papers between 2013 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
Diagnosis for Reconfigurable Single-Electron Transistor Arrays with a More Generalized Defect Model.
ACM J. Emerg. Technol. Comput. Syst., 2021

2019
Threshold Function Identification by Redundancy Removal and Comprehensive Weight Assignments.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2019

A Glitch Key-Gate for Logic Locking.
Proceedings of the 32nd IEEE International System-on-Chip Conference, 2019

2018
On Synthesizing Memristor-Based Logic Circuits With Minimal Operational Pulses.
IEEE Trans. Very Large Scale Integr. Syst., 2018

Using range-equivalent circuits for facilitating bounded sequential equivalence checking.
Proceedings of the 2018 International Symposium on VLSI Design, 2018

Architecture Exploration and Delay Minimization Synthesis for SET-Based Programmable Gate Arrays.
Proceedings of the 2018 IEEE Computer Society Annual Symposium on VLSI, 2018

A Hybrid Approach to Equivalent Fault Identification for Verification Environment Qualification.
Proceedings of the 2018 on Great Lakes Symposium on VLSI, 2018

Logic optimization with considering boolean relations.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

Efficient synthesis of approximate threshold logic circuits with an error rate guarantee.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

2017
Dynamic Diagnosis for Defective Reconfigurable Single-Electron Transistor Arrays.
IEEE Trans. Very Large Scale Integr. Syst., 2017

Detection of tetracycline using isothermal amplification.
Proceedings of the 12th IEEE International Conference on Nano/Micro Engineered and Molecular Systems, 2017

Majority logic circuits optimisation by node merging.
Proceedings of the 22nd Asia and South Pacific Design Automation Conference, 2017

2016
Hybridtrace: A traceroute tool for hybrid networks composed of SDN and legacy switches.
Proceedings of the IEEE Symposium on Computers and Communication, 2016

2015
Constructing an optimal spanning tree over a hybrid network with SDN and legacy switches.
Proceedings of the 2015 IEEE Symposium on Computers and Communication, 2015

2014
Implementation of an environmental quality and harmful gases monitoring system.
Proceedings of the International Conference on Smart Computing, 2014

An Environmental Monitoring System for Air Quality Control.
Proceedings of the Intelligent Systems and Applications, 2014

2013
On Construction of an Intelligent Environmental Monitoring System for Healthcare.
Proceedings of the International Conference on Parallel and Distributed Computing, 2013


  Loading...