Chi Ching Chi

According to our database1, Chi Ching Chi authored at least 25 papers between 2010 and 2019.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
A Bin-Based Bitstream Partitioning Approach for Parallel CABAC Decoding in Next Generation Video Coding.
Proceedings of the 2019 IEEE International Parallel and Distributed Processing Symposium, 2019

2018
Highly parallel HEVC decoding for heterogeneous systems with CPU and GPU.
Signal Process. Image Commun., 2018

2017
GPU Parallelization of HEVC In-Loop Filters.
Int. J. Parallel Program., 2017

Application-Specific Cache and Prefetching for HEVC CABAC Decoding.
IEEE Multim., 2017

Syntax Element Partitioning for high-throughput HEVC CABAC decoding.
Proceedings of the 2017 IEEE International Conference on Acoustics, 2017

A Quantitative Analysis of the Memory Architecture of FPGA-SoCs.
Proceedings of the Applied Reconfigurable Computing - 13th International Symposium, 2017

2016
An evaluation of current SIMD programming models for C++.
Proceedings of the 3rd Workshop on Programming Models for SIMD/Vector Processing, 2016

Efficient HEVC decoder for heterogeneous CPU with GPU systems.
Proceedings of the 18th IEEE International Workshop on Multimedia Signal Processing, 2016

2015
Parallel H.264/AVC Motion Compensation for GPUs Using OpenCL.
IEEE Trans. Circuits Syst. Video Technol., 2015

SIMD Acceleration for HEVC Decoding.
IEEE Trans. Circuits Syst. Video Technol., 2015

Reducing HEVC encoding complexity using two-stage motion estimation.
Proceedings of the 2015 Visual Communications and Image Processing, 2015

Optimizing HEVC CABAC Decoding with a Context Model Cache and Application-Specific Prefetching.
Proceedings of the 2015 IEEE International Symposium on Multimedia, 2015

High Performance Memory Accesses on FPGA-SoCs: A Quantitative Analysis.
Proceedings of the 23rd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2015

2014
Low-Power High-Efficiency Video Decoding using General-Purpose Processors.
ACM Trans. Archit. Code Optim., 2014

2013
Parallel HEVC Decoding on Multi- and Many-core Architectures - A Power and Performance Analysis.
J. Signal Process. Syst., 2013

HEVC performance and complexity for 4K video.
Proceedings of the IEEE Third International Conference on Consumer Electronics, 2013

2012
Scalable Parallel Programming Applied to H.264/AVC Decoding.
Springer Briefs in Computer Science, Springer, ISBN: 978-1-4614-2230-3, 2012

Parallel Scalability and Efficiency of HEVC Parallelization Approaches.
IEEE Trans. Circuits Syst. Video Technol., 2012

Using OpenMP superscalar for parallelization of embedded and consumer applications.
Proceedings of the 2012 International Conference on Embedded Computer Systems: Architectures, 2012

Programming parallel embedded and consumer applications in OpenMP superscalar.
Proceedings of the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2012

Improving the parallelization efficiency of HEVC decoding.
Proceedings of the 19th IEEE International Conference on Image Processing, 2012

Parallel video decoding in the emerging HEVC standard.
Proceedings of the 2012 IEEE International Conference on Acoustics, 2012

An Optimized Parallel IDCT on Graphics Processing Units.
Proceedings of the Euro-Par 2012: Parallel Processing Workshops, 2012

2011
A QHD-capable parallel H.264 decoder.
Proceedings of the 25th International Conference on Supercomputing, 2011, Tucson, AZ, USA, May 31, 2011

2010
Evaluation of parallel H.264 decoding strategies for the Cell Broadband Engine.
Proceedings of the 24th International Conference on Supercomputing, 2010


  Loading...