Chenglong Li

Orcid: 0000-0002-6460-4984

Affiliations:
  • National University of Defense Technology, College of Computer Science and Technology, Changsha, China


According to our database1, Chenglong Li authored at least 9 papers between 2019 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Inference-to-complete: A High-performance and Programmable Data-plane Co-processor for Neural-network-driven Traffic Analysis.
CoRR, 2024

2023
A Deterministic Embedded End-System Tightly Coupled With TSN Schedule.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., November, 2023

Octopus: A Heterogeneous In-network Computing Accelerator Enabling Deep Learning for network.
CoRR, 2023

DRA: Ultra-Low Latency Network I/O for TSN Embedded End-Systems.
Proceedings of the 31st IEEE/ACM International Symposium on Quality of Service, 2023

Poster Abstract: A Network-on-Chip Router Architecture for Industrial Internet-of-Thing Gateways.
Proceedings of the 22nd International Conference on Information Processing in Sensor Networks, 2023

2021
CAMES: enabling centralized automotive embedded systems with time-sensitive network.
Proceedings of the SIGCOMM '21: ACM SIGCOMM 2021 Conference, 2021

2020
MsBV: A Memory Compression Scheme for Bit-Vector-Based Classification Lookup Tables.
IEEE Access, 2020

Update Latency Optimization of Packet Classification for SDN Switch on FPGA.
Proceedings of the 28th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2020

2019
A Memory Optimized Architecture for Multi-Field Packet Classification (Brief Announcement).
Proceedings of the 31st ACM on Symposium on Parallelism in Algorithms and Architectures, 2019


  Loading...