Cheng Liu
Orcid: 0000-0002-5542-7306Affiliations:
- Chinese Academy of Sciences, Institute of Computing Technology, State Key Laboratory of Computer Architecture, Beijing, China
- University of Hong Kong, Department of Electrical and Electronic Engineering, Hong Kong (PhD 2016)
According to our database1,
Cheng Liu
authored at least 86 papers
between 2011 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
2012
2014
2016
2018
2020
2022
2024
0
5
10
15
20
1
1
1
12
14
4
6
1
1
1
2
2
2
3
6
9
8
5
1
2
1
2
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on eee.hku.hk
-
on orcid.org
On csauthors.net:
Bibliography
2025
Enabling Energy-Efficient Deployment of Large Language Models on Memristor Crossbar: A Synergy of Large and Small.
IEEE Trans. Pattern Anal. Mach. Intell., February, 2025
2024
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., September, 2024
MRFI: An Open-Source Multiresolution Fault Injection Framework for Neural Network Processing.
IEEE Trans. Very Large Scale Integr. Syst., July, 2024
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., June, 2024
IEEE Trans. Circuits Syst. II Express Briefs, April, 2024
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., April, 2024
In-Memory Wallace Tree Multipliers Based on Majority Gates Within Voltage-Gated SOT-MRAM Crossbar Arrays.
IEEE Trans. Very Large Scale Integr. Syst., March, 2024
A Deep Reinforcement Learning-Based Preemptive Approach for Cost-Aware Cloud Job Scheduling.
IEEE Trans. Sustain. Comput., 2024
Advancements in Accelerating Deep Neural Network Inference on AIoT Devices: A Survey.
IEEE Trans. Sustain. Comput., 2024
CoRR, 2024
Graphitron: A Domain Specific Language for FPGA-based Graph Processing Accelerator Generation.
CoRR, 2024
2023
IEEE Trans. Very Large Scale Integr. Syst., December, 2023
IEEE Trans. Very Large Scale Integr. Syst., November, 2023
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., November, 2023
Accelerating Deformable Convolution Networks with Dynamic and Irregular Memory Accesses.
ACM Trans. Design Autom. Electr. Syst., July, 2023
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., May, 2023
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., May, 2023
S$^{2}$ Loop: A Lightweight Spectral-Spatio Loop Closure Detector for Resource-Constrained Platforms.
IEEE Robotics Autom. Lett., March, 2023
IEEE Trans. Computers, February, 2023
ACM Trans. Embed. Comput. Syst., 2023
CoRR, 2023
MRFI: An Open Source Multi-Resolution Fault Injection Framework for Neural Network Processing.
CoRR, 2023
CoRR, 2023
MA-BERT: Towards Matrix Arithmetic-only BERT Inference by Eliminating Complex Non-Linear Functions.
Proceedings of the Eleventh International Conference on Learning Representations, 2023
DeepBurning-MixQ: An Open Source Mixed-Precision Neural Network Accelerator Design Framework for FPGAs.
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023
Layer-Puzzle: Allocating and Scheduling Multi-task on Multi-core NPUs by Using Layer Heterogeneity.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
Built-in Fault-Tolerant Computing Paradigm for Resilient Large-Scale Chip Design - A Self-Test, Self-Diagnosis, and Self-Repair-Based Approach
Springer, ISBN: 978-981-19-8550-8, 2023
2022
IEEE Trans. Very Large Scale Integr. Syst., 2022
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
Hardware-software co-exploration with racetrack memory based in-memory computing for CNN inference in embedded systems.
J. Syst. Archit., 2022
Proceedings of the 40th IEEE VLSI Test Symposium, 2022
Proceedings of the IEEE 40th International Conference on Computer Design, 2022
NoCeption: A Fast PPA Prediction Framework for Network-on-Chips Using Graph Neural Network.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022
2021
Reliability Evaluation and Analysis of FPGA-Based Neural Network Acceleration System.
IEEE Trans. Very Large Scale Integr. Syst., 2021
IEEE Trans. Very Large Scale Integr. Syst., 2021
IEEE Trans. Parallel Distributed Syst., 2021
EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks.
IEEE Trans. Computers, 2021
Proceedings of the 2021 USENIX Annual Technical Conference, 2021
Proceedings of the LCTES '21: 22nd ACM SIGPLAN/SIGBED International Conference on Languages, 2021
Proceedings of the 48th ACM/IEEE Annual International Symposium on Computer Architecture, 2021
PicoVO: A Lightweight RGB-D Visual Odometry Targeting Resource-Constrained IoT Devices.
Proceedings of the IEEE International Conference on Robotics and Automation, 2021
Proceedings of the GLSVLSI '21: Great Lakes Symposium on VLSI 2021, 2021
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021
Proceedings of the ASPDAC '21: 26th Asia and South Pacific Design Automation Conference, 2021
2020
Accelerating Generative Neural Networks on Unmodified Deep Learning Processors - A Software Approach.
IEEE Trans. Computers, 2020
Proceedings of the 8th International Conference on Learning Representations, 2020
Proceedings of the 40th IEEE International Conference on Distributed Computing Systems, 2020
Proceedings of the 38th IEEE International Conference on Computer Design, 2020
DeepBurning-GL: an Automated Framework for Generating Graph Neural Network Accelerators.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020
Proceedings of the GLSVLSI '20: Great Lakes Symposium on VLSI 2020, 2020
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020
Proceedings of the 31st IEEE International Conference on Application-specific Systems, 2020
2019
Proceedings of the Encyclopedia of Big Data Technologies., 2019
J. Comput. Sci. Technol., 2019
Proceedings of the IEEE International Test Conference in Asia, 2019
Proceedings of the International Conference on Field-Programmable Technology, 2019
Proceedings of the 29th International Conference on Field Programmable Logic and Applications, 2019
Proceedings of the 24th Asia and South Pacific Design Automation Conference, 2019
Proceedings of the 30th IEEE International Conference on Application-specific Systems, 2019
2018
Proceedings of the International Conference on Computer-Aided Design, 2018
2017
EAI Endorsed Trans. Ambient Syst., August, 2017
2016
IEEE Trans. Cloud Comput., 2016
2015
IEEE Trans. Very Large Scale Integr. Syst., 2015
Proceedings of the 2015 International Conference on Field Programmable Technology, 2015
Automatic Soft CGRA Overlay Customization for High-Productivity Nested Loop Acceleration on FPGAs.
Proceedings of the 23rd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2015
2013
J. Comput. Sci. Technol., 2013
CoRR, 2013
A Soft Coarse-Grained Reconfigurable Array Based High-level Synthesis Methodology: Promoting Design Productivity and Exploring Extreme FPGA Frequency.
Proceedings of the 21st IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2013
2011
Proceedings of the 16th Asia South Pacific Design Automation Conference, 2011
Proceedings of the 16th Asia South Pacific Design Automation Conference, 2011