Charbel J. Akl

According to our database1, Charbel J. Akl authored at least 12 papers between 2007 and 2009.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2009
Post-Silicon Clock-nvert (PSCI) for reducing process-variation induced skew in buffered clock networks.
Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009), 2009

An effective staggered-phase damping technique for suppressing power-gating resonance noise during mode transition.
Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009), 2009

2008
Reducing Interconnect Delay Uncertainty via Hybrid Polarity Repeater Insertion.
IEEE Trans. Very Large Scale Integr. Syst., 2008

Single-Phase SP-Domino: A Limited-Switching Dynamic Circuit Technique for Low-Power Wide Fan-in Logic Gates.
IEEE Trans. Circuits Syst. II Express Briefs, 2008

Self-Sleep Buffer for Distributed MTCMOS Design.
Proceedings of the 21st International Conference on VLSI Design (VLSI Design 2008), 2008

Wiring-Area Efficient Simultaneous Bidirectional Point-to-Point Link for Inter-Block On-Chip Signaling.
Proceedings of the 21st International Conference on VLSI Design (VLSI Design 2008), 2008

Feedback-Switch Logic (FSL): A High-Speed Low-Power Differential Dynamic-Like Static CMOS Circuit Family.
Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED 2008), 2008

Reducing wakeup latency and energy of MTCMOS circuits via keeper insertion.
Proceedings of the 2008 International Symposium on Low Power Electronics and Design, 2008

Cost-effective and low-power memory address bus encodings.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

Assumers for high-speed single and multi-cycle on-chip interconnect with low repeater count.
Proceedings of the 18th ACM Great Lakes Symposium on VLSI 2008, 2008

2007
Reducing Delay Uncertainty of On-Chip Interconnects by Combining Inverting and Non-Inverting Repeaters Insertion.
Proceedings of the 8th International Symposium on Quality of Electronic Design (ISQED 2007), 2007

Transition Skew Coding: A Power and Area Efficient Encoding Technique for Global On-Chip Interconnects.
Proceedings of the 12th Conference on Asia South Pacific Design Automation, 2007


  Loading...