Chantal Ykman-Couvreur

According to our database1, Chantal Ykman-Couvreur authored at least 43 papers between 1990 and 2013.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2013
The COMPLEX reference framework for HW/SW co-design and power management supporting platform-based design-space exploration.
Microprocess. Microsystems, 2013

2012

COMPLEX: COdesign and Power Management in PLatform-Based Design Space EXploration.
Proceedings of the 15th Euromicro Conference on Digital System Design, 2012

Run-time resource management based on design space exploration.
Proceedings of the 10th International Conference on Hardware/Software Codesign and System Synthesis, 2012

2011
Fast multidimension multichoice knapsack heuristic for MP-SoC runtime management.
ACM Trans. Embed. Comput. Syst., 2011

Linking run-time resource management of embedded multi-core platforms with automated design-time exploration.
IET Comput. Digit. Tech., 2011

Invited paper: Parallel programming and run-time resource management framework for many-core platforms: The 2PARMA approach.
Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2011


Design Space Exploration for Run-Time Management of a Reconfigurable System for Video Streaming.
Proceedings of the Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, 2011

Design Space Exploration Supporting Run-Time Resource Management.
Proceedings of the Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, 2011

2010
Exploration framework for Run-time Resource Management of embedded multi-core platforms.
Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, 2010




An industrial design space exploration framework for supporting run-time resource management on multi-core systems.
Proceedings of the Design, Automation and Test in Europe, 2010

An Efficient Run-Time Management Methodology for Stereo Matching Application.
Proceedings of the ARCS '10, 2010

2007
Design-time application mapping and platform exploration for MP-SoC customised run-time management.
IET Comput. Digit. Tech., 2007

2006
Pareto-Based Application Specification for MP-SoC Customized Run-Time Management.
Proceedings of 2006 International Conference on Embedded Computer Systems: Architectures, 2006

Fast Multi-Dimension Multi-Choice Knapsack Heuristic for MP-SoC Run-Time Management.
Proceedings of the International Symposium on System-on-Chip, 2006

2005
Methodology for Refinement and Optimisation of Dynamic Memory Management for Embedded Systems in Multimedia Applications.
J. VLSI Signal Process., 2005

Energy-aware Dynamic Task Scheduling Applied to a Real-time Multimedia Application on an Xscale Board.
J. Low Power Electron., 2005

Design-Time Application Exploration for MP-SoC Customized Run-Time Management.
Proceedings of the 2005 International Symposium on System-on-Chip, 2005

2003
Hardware Architectures for the Efficient Implementation of Multi-Service Broadband Access and Multimedia Home Networks.
Telecommun. Syst., 2003

Automated Dynamic Memory Data Type Implementation Exploration and Optimization.
Proceedings of the 2003 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2003), 2003

2002
Dynamic memory management methodology applied to embedded telecom network systems.
IEEE Trans. Very Large Scale Integr. Syst., 2002

System-level exploration of association table implementations in telecom network applications.
ACM Trans. Embed. Comput. Syst., 2002

Incorporating energy efficient data structures into modular software implementations for internet-based embedded systems.
Proceedings of the Third International Workshop on Software and Performance, 2002

Multi-ovjective abstract data type refinement for mapping tables in telecom network applications.
Proceedings of The Workshop on Memory Systems Performance (MSP 2002), 2002

Analyzing energy friendly steady state phases of dynamic application execution in terms of sparse data structures.
Proceedings of the 2002 International Symposium on Low Power Electronics and Design, 2002

System-level performance optimization of the data queueing memory management in high-speed network processors.
Proceedings of the 39th Design Automation Conference, 2002

1999
Matisse: A System-on-Chip Design Methodology Emphasizing Dynamic Memory Management.
J. VLSI Signal Process., 1999

Memory management for embedded network applications.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1999

Exploration and Synthesis of Dynamic Data Sets in Telecom Network Applications.
Proceedings of the 12th International Symposium on System Synthesis, 1999

1998
Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer.
Proceedings of the 35th Conference on Design Automation, 1998

1997
Externally hazard-free implementations of asynchronous control circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1997

A System Design Methodology for Telecommunication Network Applications.
Proceedings of the 7th Great Lakes Symposium on VLSI (GLS-VLSI '97), 1997

1995
Efficient state assignment framework for asynchronous state graphs.
Proceedings of the 1995 International Conference on Computer Design (ICCD '95), 1995

Externally Hazard-Free Implementations of Asynchronous Circuits.
Proceedings of the 32st Conference on Design Automation, 1995

Optimised state assignment for asynchronous circuit synthesis.
Proceedings of the Second Working Conference on Asynchronous Design Methodologies, 1995

1994
A Generalized Signal Transition Graph Model for Specification of Complex Interfaces.
Proceedings of the EDAC - The European Conference on Design Automation, ETC - European Test Conference, EUROASIC - The European Event in ASIC Design, Proceedings, February 28, 1994

A general state graph transformation framework for asynchronous synthesis.
Proceedings of the Proceedings EURO-DAC'94, 1994

1991
PHIFACT a design space exploration program.
Proceedings of the conference on European design automation, 1991

1990
PHIFACT, a Boolean Preprocessor for Multi-Level Logic Synthesis.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 1990


  Loading...