Changhyuk Lee

Orcid: 0000-0002-1108-6327

According to our database1, Changhyuk Lee authored at least 12 papers between 2010 and 2020.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2020
Fully Integrated Time-Gated 3D Fluorescence Imager for Deep Neural Imaging.
IEEE Trans. Biomed. Circuits Syst., 2020

2019
A 512-Pixel, 51-kHz-Frame-Rate, Dual-Shank, Lens-Less, Filter-Less Single-Photon Avalanche Diode CMOS Neural Imaging Probe.
IEEE J. Solid State Circuits, 2019

A 512-Pixel 3kHz-Frame-Rate Dual-Shank Lensless Filterless Single-Photon-Avalanche-Diode CMOS Neural Imaging Probe.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019

2017
A Wideband Fully Integrated Software-Defined Transceiver for FDD and TDD Operation.
IEEE J. Solid State Circuits, 2017

2016
A 72 × 60 Angle-Sensitive SPAD Imaging Array for Lens-less FLIM.
Sensors, 2016

2015
A Low-Power Edge Detection Image Sensor Based on Parallel Digital Pulse Computation.
IEEE Trans. Circuits Syst. II Express Briefs, 2015

2014
An on-chip 72×60 angle-sensitive single photon image sensor array for lens-less time-resolved 3-D fluorescence lifetime imaging.
Proceedings of the Symposium on VLSI Circuits, 2014

2013
A sub-threshold voltage ladder rectifier for orthogonal current-reuse neural amplifier.
Proceedings of the 2013 IEEE Biomedical Circuits and Systems Conference (BioCAS), Rotterdam, The Netherlands, October 31, 2013

2012
Effects of LO harmonics and overlap shunting on N-phase passive mixer based receivers.
Proceedings of the 38th European Solid-State Circuit conference, 2012

2011
A 32-Gb MLC NAND Flash Memory With Vth Endurance Enhancing Schemes in 32 nm CMOS.
IEEE J. Solid State Circuits, 2011

Self-quenching, Forward-bias-reset for Single Photon Avalanche Detectors in 1.8V, 0.18µm process.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

2010
A 32Gb MLC NAND-flash memory with Vth-endurance-enhancing schemes in 32nm CMOS.
Proceedings of the IEEE International Solid-State Circuits Conference, 2010


  Loading...