Cesar A. Zeferino
Orcid: 0000-0003-3039-4410Affiliations:
- University of Vale do Itajai, Laboratory of Embedded and Distributed Systems, Santa Catarina, Brazil
According to our database1,
Cesar A. Zeferino
authored at least 44 papers
between 2001 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on linkedin.com
-
on orcid.org
On csauthors.net:
Bibliography
2024
A real-time SVM-based hardware accelerator for hyperspectral images classification in FPGA.
Microprocess. Microsystems, 2024
Proceedings of the XIV Brazilian Symposium on Computing Systems Engineering, 2024
Proceedings of the 37th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design, 2024
2023
Hyperspectral Image Classification: An Analysis Employing CNN, LSTM, Transformer, and Attention Mechanism.
IEEE Access, 2023
IEEE Access, 2023
2022
2021
A Hardware Accelerator for Onboard Spatial Resolution Enhancement of Hyperspectral Images.
IEEE Geosci. Remote. Sens. Lett., 2021
A Review of Techniques for Implementing Elliptic Curve Point Multiplication on Hardware.
J. Sens. Actuator Networks, 2021
Proceedings of the 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2021
Design and Evaluation of Implementation Impact on a Fault-Tolerant Network-on-Chip Router.
Proceedings of the 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2021
2020
Sensors, 2020
Proceedings of the X Brazilian Symposium on Computing Systems Engineering, 2020
Proceedings of the 33rd Symposium on Integrated Circuits and Systems Design, 2020
Proceedings of the 15th Design & Technology of Integrated Systems in Nanoscale Era, 2020
2019
Maximizing the Inner Resilience of a Network-on-Chip through Router Controllers Design.
Sensors, 2019
<i>RedScarf</i>: an open-source multi-platform simulation environment for performance evaluation of Networks-on-Chip.
J. Syst. Archit., 2019
A Solution for Controlling and Managing User Profiles based on Data Privacy for IoT Applications.
CoRR, 2019
An Architecture for Delivering Graphical Web Applications in Constrained IoT Devices.
Proceedings of the IX Brazilian Symposium on Computing Systems Engineering, 2019
A custom processor for an FPGA-based platform for automatic license plate recognition.
Proceedings of the 32nd Symposium on Integrated Circuits and Systems Design, 2019
An SVM-based hardware accelerator for onboard classification of hyperspectral images.
Proceedings of the 32nd Symposium on Integrated Circuits and Systems Design, 2019
Privacy in the Internet of Things: A Study to Protect User's Data in LPR Systems Using Blockchain.
Proceedings of the 17th International Conference on Privacy, Security and Trust, 2019
Proceedings of the IEEE Latin American Test Symposium, 2019
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
2018
Proceedings of the XXXVI Brazilian Symposium on Computer Networks and Distributed Systems, 2018
Proceedings of the 19th IEEE Latin-American Test Symposium, 2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
2017
Proceedings of the VII Brazilian Symposium on Computing Systems Engineering, 2017
Proceedings of the VII Brazilian Symposium on Computing Systems Engineering, 2017
Deadline, Energy and Buffer-Aware Task Mapping Optimization in NoC-Based SoCs Using Genetic Algorithms.
Proceedings of the VII Brazilian Symposium on Computing Systems Engineering, 2017
2015
Revista Brasileira de Informática na Educ., 2015
2014
RITA, 2014
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014
2013
Proceedings of the 20th IEEE International Conference on Electronics, 2013
2010
Bipide - Ambiente de Desenvolvimento Integrado para a Arquitetura dos Processadores BIP.
Revista Brasileira de Informática na Educ., 2010
2009
Proceedings of the 22st Annual Symposium on Integrated Circuits and Systems Design: Chip on the Dunes, 2009
2004
Proceedings of the 17th Annual Symposium on Integrated Circuits and Systems Design, 2004
2003
Proceedings of the 21st IEEE VLSI Test Symposium (VTS 2003), 27 April, 2003
Proceedings of the 16th Annual Symposium on Integrated Circuits and Systems Design, 2003
Proceedings of the 2003 Design, 2003
2002
Proceedings of the 15th Annual Symposium on Integrated Circuits and Systems Design, 2002
2001
Análise e Seleção de Redes de Interconexão para Síntese de Sistemas no Ambiente S3E2S.
RITA, 2001
Proceedings of the 14th Annual Symposium on Integrated Circuits and Systems Design, 2001