C. Vasanthanayaki
According to our database1,
C. Vasanthanayaki
authored at least 21 papers
between 2012 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
Integration of Deep Direction Distribution Feature Extraction and Optimized Attention Based Double Hidden Layer GRNN Models for Robust Cursive Handwriting Recognition.
Int. J. Pattern Recognit. Artif. Intell., June, 2023
Comparison and extension of high performance adders for hybrid and error tolerant applications.
J. Ambient Intell. Humaniz. Comput., 2023
Comput. Syst. Sci. Eng., 2023
2022
Object detection in satellite images by faster R-CNN incorporated with enhanced ROI pooling (FrRNet-ERoI) framework.
Earth Sci. Informatics, 2022
2020
High Performance Four Segment Error Tolerant Adder for 8-bit Pixel Depth Image Processing Applications.
J. Signal Process. Syst., 2020
High performance compact energy efficient error tolerant adders and multipliers for 16-bit image processing applications.
Microprocess. Microsystems, 2020
Comput. Commun., 2020
2019
J. Circuits Syst. Comput., 2019
Shape adaptive DCT compression for high quality surveillance using wireless sensor networks.
Clust. Comput., 2019
2018
J. Medical Syst., 2018
High Performance Modified Static Segment Approximate Multiplier based on Significance Probability.
J. Electron. Test., 2018
J. Electron. Test., 2018
Texture-Based Fuzzy Connectedness Algorithm for Fetal Ultrasound Image Segmentation for Biometric Measurements.
Proceedings of the Soft Computing for Problem Solving, 2018
2017
High Speed Energy Efficient Static Segment Adder for Approximate Computing Applications.
J. Electron. Test., 2017
2016
High Performance Significance Approximation Error Tolerance Adder for Image Processing Applications.
J. Electron. Test., 2016
2014
J. Comput. Sci., 2014
Improving the Performance and Reducing bit error rate on Wireless Deep fading Environment receivers.
J. Comput. Sci., 2014
VLSI Implementation of Low Power Multiple Single Input Change (MSIC) Test Pattern Generation for BIST Scheme.
Proceedings of the 2014 Fifth International Symposium on Electronic System Design, 2014
2013
Proceedings of the 26th International Conference on VLSI Design and 12th International Conference on Embedded Systems, 2013
2012
Microelectron. J., 2012