Byoung Hun Lee
Orcid: 0000-0002-4540-7731
According to our database1,
Byoung Hun Lee
authored at least 10 papers
between 2004 and 2021.
Collaborative distances:
Collaborative distances:
Timeline
2004
2006
2008
2010
2012
2014
2016
2018
2020
0
1
2
3
2
1
1
1
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2021
Drastic reliability improvement using H2O2/UV treatment of HfO2 for heterogeneous integration.
Proceedings of the IEEE International Reliability Physics Symposium, 2021
2020
Extreme Low Power Technology using Ternary Arithmetic Logic Circuits via Drastic Interconnect Length Reduction.
Proceedings of the 50th IEEE International Symposium on Multiple-Valued Logic, 2020
2019
Demonstration of ternary devices and circuits using dual channel graphene barristors.
Proceedings of the 2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 2019
2018
Proceedings of the IEEE International Reliability Physics Symposium, 2018
2016
Proceedings of the 46th IEEE International Symposium on Multiple-Valued Logic, 2016
2015
Neuromorphic Hardware System for Visual Pattern Recognition With Memristor Array and CMOS Neuron.
IEEE Trans. Ind. Electron., 2015
Metal Decoration Effects on the Gas-Sensing Properties of 2D Hybrid-Structures on Flexible Substrates.
Sensors, 2015
2007
Microelectron. Reliab., 2007
2005
Probing stress effects in HfO<sub>2</sub> gate stacks with time dependent measurements.
Microelectron. Reliab., 2005
2004
Microelectron. Reliab., 2004