Bruce Andrew Doyle
According to our database1,
Bruce Andrew Doyle
authored at least 6 papers
between 2006 and 2012.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2012
IEEE J. Solid State Circuits, 2012
2011
Linear Equalization and PVT-Independent DC Wander Compensation for AC-Coupled PCIe 3.0 Receiver Front End.
IEEE Trans. Circuits Syst. II Express Briefs, 2011
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2011
2010
Proceedings of the IEEE International Solid-State Circuits Conference, 2010
2009
Loopback architecture for wafer-level at-speed testing of embedded HyperTransport<sup>TM</sup> processor links.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2009
2006
A 90-nm variable frequency clock system for a power-managed itanium architecture processor.
IEEE J. Solid State Circuits, 2006