Brock J. LaMeres

Orcid: 0000-0001-9388-4092

According to our database1, Brock J. LaMeres authored at least 15 papers between 2005 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Words That Resonate: Synthesizing Insights From Engineering Faculty Collaboration on Entrepreneurial Mindset.
IEEE Trans. Educ., October, 2024

2021
RadPC: A Novel Single-Event Upset Mitigation Strategy for Field Programmable Gate Array-Based Space Computing.
J. Aerosp. Inf. Syst., May, 2021

2019
The Role of Prosocial Goal Congruity on Student Motivation in Electrical Engineering.
IEEE Trans. Educ., 2019

2017
Reliability Analysis of Field-Programmable Gate-Array-Based Space Computer Architectures.
J. Aerosp. Inf. Syst., 2017

2015
Finite Element Analysis of System-Level Electronic Packages for Space Applications.
J. Comput. Eng., 2015

2014
Comparing Online to Face-to-Face Delivery of Undergraduate Digital Circuits Content.
IEEE Trans. Educ., 2014

Increasing Radiation Tolerance of Field-Programmable-Gate-Array-Based Computers Through Redundancy and Environmental Awareness.
J. Aerosp. Inf. Syst., 2014

2013
Power efficiency benchmarking of a partially reconfigurable, many-tile system implemented on a Xilinx Virtex-6 FPGA.
Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs, 2013

Power efficiency in a partially reconfigurable multiprocessor system.
Proceedings of the International Conference on Supercomputing, 2013

Network-on-chip for a partially reconfigurable FPGA system.
Proceedings of the International Conference on Supercomputing, 2013

2006
Bus stuttering: an encoding technique to reduce inductive noise in off-chip data transmission.
Proceedings of the Conference on Design, Automation and Test in Europe, 2006

Controlling inductive cross-talk and power in off-chip buses using CODECs.
Proceedings of the 2006 Conference on Asia South Pacific Design Automation: ASP-DAC 2006, 2006

2005
Performance model for inter-chip communication considering inductive cross-talk and cost.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

Broadband Impedance Matching for Inductive Interconnect in VLSI Packages.
Proceedings of the 23rd International Conference on Computer Design (ICCD 2005), 2005

Encoding-Based Minimization of Inductive Cross-Talk for Off-Chip Data Transmission.
Proceedings of the 2005 Design, 2005


  Loading...