Brian Towles

Orcid: 0009-0000-9409-7285

According to our database1, Brian Towles authored at least 31 papers between 2001 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Resiliency at Scale: Managing Google's TPUv4 Machine Learning Supercomputer.
Proceedings of the 21st USENIX Symposium on Networked Systems Design and Implementation, 2024

2023
TPU v4: An Optically Reconfigurable Supercomputer for Machine Learning with Hardware Support for Embeddings.
Proceedings of the 50th Annual International Symposium on Computer Architecture, 2023

2022
The Specialized High-Performance Network on Anton 3.
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2022

2021


2015
Filtering, Reductions and Synchronization in the Anton 2 Network.
Proceedings of the 2015 IEEE International Parallel and Distributed Processing Symposium, 2015

2014

Unifying on-chip and inter-node switching within the Anton 2 network.
Proceedings of the ACM/IEEE 41st International Symposium on Computer Architecture, 2014

2013
A detailed and flexible cycle-accurate Network-on-Chip simulator.
Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems & Software, 2013

The role of cascade, a cycle-based simulation infrastructure, in designing the anton special-purpose supercomputers.
Proceedings of the 50th Annual Design Automation Conference 2013, 2013

Hardware support for fine-grained event-driven computation in Anton 2.
Proceedings of the Architectural Support for Programming Languages and Operating Systems, 2013

2011
Overcoming Communication Latency Barriers in Massively Parallel Scientific Computation.
IEEE Micro, 2011

2010
Exploiting 162-Nanosecond End-to-End Communication Latency on Anton.
Proceedings of the Conference on High Performance Computing Networking, 2010

2009

2008
Anton, a special-purpose machine for molecular dynamics simulation.
Commun. ACM, 2008

Hierarchical simulation-based verification of Anton, a special-purpose parallel machine.
Proceedings of the 26th International Conference on Computer Design, 2008

2005
Microarchitecture of a High-Radix Router.
Proceedings of the 32st International Symposium on Computer Architecture (ISCA 2005), 2005

2004
Globally Adaptive Load-Balanced Routing on Tori.
IEEE Comput. Archit. Lett., 2004

Adaptive channel queue routing on k-ary n-cubes.
Proceedings of the SPAA 2004: Proceedings of the Sixteenth Annual ACM Symposium on Parallelism in Algorithms and Architectures, 2004

2003
Guaranteed scheduling for switches with configuration overhead.
IEEE/ACM Trans. Netw., 2003

Throughput-centric routing algorithm design.
Proceedings of the SPAA 2003: Proceedings of the Fifteenth Annual ACM Symposium on Parallelism in Algorithms and Architectures, 2003

GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks.
Proceedings of the 30th International Symposium on Computer Architecture (ISCA 2003), 2003

Exploring the VLSI Scalability of Stream Processors.
Proceedings of the Ninth International Symposium on High-Performance Computer Architecture (HPCA'03), 2003

2002
Worst-case Traffic for Oblivious Routing Functions.
IEEE Comput. Archit. Lett., 2002

Locality-preserving randomized oblivious routing on torus networks.
Proceedings of the Fourteenth Annual ACM Symposium on Parallel Algorithms and Architectures, 2002

Media Processing Applications on the Imagine Stream Processor.
Proceedings of the 20th International Conference on Computer Design (ICCD 2002), 2002

VLSI Design and Verification of the Imagine Processor.
Proceedings of the 20th International Conference on Computer Design (ICCD 2002), 2002

Scalable Opto-Electronic Network (SOENet).
Proceedings of the 10th Annual IEEE Symposium on High Performance Interconnects (HOTIC 2002), August 21, 2002

Comparing Reyes and OpenGL on a Stream Architecture.
Proceedings of the 2002 ACM SIGGRAPH/EUROGRAPHICS Conference on Graphics Hardware, 2002

2001
Imagine: Media Processing with Streams.
IEEE Micro, 2001

Route Packets, Not Wires: On-Chip Interconnection Networks.
Proceedings of the 38th Design Automation Conference, 2001


  Loading...