Brajesh Pandey
Orcid: 0000-0002-4115-1740
According to our database1,
Brajesh Pandey
authored at least 7 papers
between 2007 and 2017.
Collaborative distances:
Collaborative distances:
Timeline
2008
2010
2012
2014
2016
0
1
2
3
1
2
2
2
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2017
Proceedings of the VLSI Design and Test - 21st International Symposium, 2017
Revisiting random access scan for effective enhancement of post-silicon observability.
Proceedings of the 23rd IEEE International Symposium on On-Line Testing and Robust System Design, 2017
2016
Proceedings of the 20th International Symposium on VLSI Design and Test, 2016
A technique for low power, stuck-at fault diagnosable and reconfigurable scan architecture.
Proceedings of the 2016 IEEE East-West Design & Test Symposium, 2016
2013
Proceedings of the Asia Modelling Symposium 2013, 2013
Proceedings of the Asia Modelling Symposium 2013, 2013
2007