Bogdan J. Falkowski
According to our database1,
Bogdan J. Falkowski
authored at least 133 papers
between 1990 and 2012.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2012
Fixed Polarity Linearly Independent Expansions for the Representation of Quaternary Functions.
J. Multiple Valued Log. Soft Comput., 2012
2009
Fixed Polarity Quaternary Transforms Derived from Linearly Independent Transform over GF(2) Structure.
Proceedings of the ISMVL 2009, 2009
Decision diagram based computation of linearly independent ternary arithmetic transform spectra.
Proceedings of the 17th European Signal Processing Conference, 2009
Two classes of fixed polarity linearly independent arithmetic transforms for quaternary functions.
Proceedings of the 17th European Signal Processing Conference, 2009
Proceedings of the 17th European Signal Processing Conference, 2009
Logic synthesis method for pattern matching circuits implementation in FPGA with embedded memories.
Proceedings of the 2009 IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2009
2008
J. Math. Imaging Vis., 2008
Proceedings of the IEEE International Conference on Systems, 2008
Properties and Computational Algorithm for Fastest Quaternary Linearly Independent Transforms.
Proceedings of the 38th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2008), 2008
Proceedings of the 38th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2008), 2008
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008
2007
Ternary Walsh Transform and Its Operations for Completely and Incompletely Specified Boolean Functions.
IEEE Trans. Circuits Syst. I Regul. Pap., 2007
Family of Fastest Linearly Independent Transforms over GF(3): Generation, Relations, and Hardware Implementation.
J. Multiple Valued Log. Soft Comput., 2007
Ternary Recursive Fast Transforms Properties, Mutual Relations, and Circuit Realization.
J. Circuits Syst. Comput., 2007
Fastest linearly independent arithmetic transforms and their calculation on systolic array processors.
IET Circuits Devices Syst., 2007
Proceedings of the 37th International Symposium on Multiple-Valued Logic, 2007
Efficient Algorithm for Calculation of Quaternardy Fixed Polarity Arithmetic Expansions.
Proceedings of the 37th International Symposium on Multiple-Valued Logic, 2007
Proceedings of the 37th International Symposium on Multiple-Valued Logic, 2007
Proceedings of the 15th European Signal Processing Conference, 2007
Properties and relations of new fastest linearly independent arithmetic transforms for ternary functions.
Proceedings of the 15th European Signal Processing Conference, 2007
Cost-Efficient Synthesis for Sequential Circuits Implemented Using Embedded Memory Blocks of FPGAs.
Proceedings of the 10th IEEE Workshop on Design & Diagnostics of Electronic Circuits & Systems (DDECS 2007), 2007
2006
Matrix decomposition and butterfly diagrams for mutual relations between Hadamard-Haar and arithmetic spectra.
IEEE Trans. Circuits Syst. I Regul. Pap., 2006
Properties and experimental results of fastest linearly independent ternary arithmetic transforms.
IEEE Trans. Circuits Syst. I Regul. Pap., 2006
J. Circuits Syst. Comput., 2006
Proceedings of the 36th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2006), 2006
Proceedings of the 36th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2006), 2006
Proceedings of the Proceedings 2006 IEEE International Symposium on Information Theory, 2006
Proceedings of the Proceedings 2006 IEEE International Symposium on Information Theory, 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
Fixed Polarity Arithmetic Expansions Calculation from Disjoint Cubes Representation of Ternary Functions.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
2005
IEEE Trans. Circuits Syst. I Regul. Pap., 2005
J. Multiple Valued Log. Soft Comput., 2005
Ternary Fixed Polarity Linear Kronecker Transforms and their Comparison with Ternary Reed-muller Transform.
J. Circuits Syst. Comput., 2005
J. Circuits Syst. Comput., 2005
J. Circuits Syst. Comput., 2005
Converting matrices between ternary helix and Reed-Muller transforms over Galois Fields.
IEICE Electron. Express, 2005
IEICE Electron. Express, 2005
Minimization of Haar wavelet series and Haar spectral decision diagrams for discrete functions.
Comput. Electr. Eng., 2005
Quaternary Fixed-Polarity Reed-Muller expansion computation through operations on disjoint cubes and its comparison with other methods.
Comput. Electr. Eng., 2005
Proceedings of the 35th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2005), 2005
Proceedings of the 35th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2005), 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Generation and properties of new fastest linearly independent transforms over GF(2) with reordering.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Properties and relations of ternary linearly independent transforms [multivalued logic applications].
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
2004
IEEE Trans. Circuits Syst. I Regul. Pap., 2004
Fast Mixed Linearly Independent Arithmetic Logic Transforms for Multiple-Valued Functions.
J. Multiple Valued Log. Soft Comput., 2004
J. Multiple Valued Log. Soft Comput., 2004
IEICE Electron. Express, 2004
IEICE Electron. Express, 2004
IEICE Electron. Express, 2004
IEICE Electron. Express, 2004
IEICE Electron. Express, 2004
Comput. Electr. Eng., 2004
Proceedings of the 34th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2004), 2004
Proceedings of the 34th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2004), 2004
Multi-polarity helix transform over GF(3).
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
Generation of disjoint cubes for multiple-valued functions.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
Properties of fastest linearly independent transforms over GF(3).
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
2003
IEEE Trans. Computers, 2003
Comput. Electr. Eng., 2003
Comput. Electr. Eng., 2003
Proceedings of the 33rd IEEE International Symposium on Multiple-Valued Logic (ISMVL 2003), 2003
Proceedings of the 33rd IEEE International Symposium on Multiple-Valued Logic (ISMVL 2003), 2003
Single variable symmetry conditions in Boolean functions through Reed-Muller transform.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 2003 IEEE International Conference on Acoustics, 2003
2002
Efficient Algorithms for Creation of Linearly-independent Decision Diagrams and their Mapping to Regular Layouts.
VLSI Design, 2002
Identification of Disjoint Bi-decompositions in Boolean Functions through Walsh Spectrum.
VLSI Design, 2002
Boolean Matching Filters Based on Row and Column Weights of Reed-Muller Polarity Coefficient Matrix.
VLSI Design, 2002
Comput. Electr. Eng., 2002
Multiple-Valued and Spectral Approach to Lossless Compression of Binary, Gray Scale and Color Biomedical Images.
Proceedings of the 32nd IEEE International Symposium on Multiple-Valued Logic (ISMVL 2002), 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Identification of complement single variable symmetry in Boolean functions through Walsh transform.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the Image Processing: Algorithms and Systems, 2002
2001
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
2000
VLSI Design, 2000
Proceedings of the 13th International Conference on VLSI Design (VLSI Design 2000), 2000
Proceedings of the 30th IEEE International Symposium on Multiple-Valued Logic, 2000
Proceedings of the 30th IEEE International Symposium on Multiple-Valued Logic, 2000
Gray Scale Image Compression Based on Multiple-Valued Input Binary Functions, Walsh and Reed-Muller Spectra.
Proceedings of the 30th IEEE International Symposium on Multiple-Valued Logic, 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000
1999
An Efficient Algorithm for the Calculation of Generalized Adding and Arithmetic Transforms From Disjoint Cubes of Boolean Functions.
VLSI Design, 1999
IEEE Trans. Computers, 1999
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999
1998
Proceedings of the 28th IEEE International Symposium on Multiple-Valued Logic, 1998
1997
Forward and Inverse Transformations Between Haar Spectra and Ordered Binary Decision Diagrams of Boolean Functions.
IEEE Trans. Computers, 1997
Family of Complex Hadamard Transforms: Relationship with Other Transforms and Complex Composite Spectra.
Proceedings of the 27th IEEE International Symposium on Multiple-Valued Logic, 1997
Proceedings of the 27th IEEE International Symposium on Multiple-Valued Logic, 1997
1996
Family of Fast Mixed Arithmetic Logic Transforms for Multiple-Valued Input Binary Functions.
Proceedings of the 26th IEEE International Symposium on Multiple-Valued Logic, 1996
Proceedings of the 26th IEEE International Symposium on Multiple-Valued Logic, 1996
1995
Efficient Algorithm for the Generation of Fixed Polarity Quaternary Reed-Muller Expansions.
Proceedings of the 25th IEEE International Symposium on Multiple-Valued Logic, 1995
Proceedings of the 25th IEEE International Symposium on Multiple-Valued Logic, 1995
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995
Generation of Multi-Polarity Arithmetic Transform from Reduced Representation of Boolean Functions.
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995
Flexible optimization of fixed polarity Reed-Muller expansions for multiple and output completely and incompletely specified boolean functions.
Proceedings of the 1995 Conference on Asia Pacific Design Automation, Makuhari, Massa, Chiba, Japan, August 29, 1995
1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
Efficient Algorithms for the Calculation of Arithmetic Spectrum from OBDD & Synthesis of OBDD from Arithmetic Spectrum for Incompletely Specified Boolean Functions.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
1993
Calculation of Rademacher-Walsh Spectral Coefficients for Systems of Completely and Incompletely Specified Boolean Functions.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993
An Algorithm for the Calculation of Generalized Walsh Transform of Boolean Functions.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993
Generation of gray code ordered Walsh functions by symmetric and shift copies.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993
1992
Effective computer methods for the calculation of Rademacher-Walsh spectrum for completely and incompletely specified Boolean functions.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1992
Calculation of the Rademacher-Walsh spectrum from a reduced representation of Boolean functions.
Proceedings of the conference on European design automation, 1992
1990
Walsh Type Transforms for Completely and Incompletely Specified Multiple-Valued Input Binary Functions.
Proceedings of the 20th International Symposium on Multiple-Valued Logic, 1990