Bijoy Antony Jose
Orcid: 0000-0002-9541-4286
According to our database1,
Bijoy Antony Jose
authored at least 33 papers
between 2006 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Pattern Anal. Appl., December, 2024
Proceedings of the 7th IEEE International Conference on Industrial Cyber-Physical Systems, 2024
2023
J. Hardw. Syst. Secur., December, 2023
A Multi-Tasking Model for Object Detection, Instance Segmentation and Keypoint Estimation Tasks.
J. Inf. Sci. Eng., May, 2023
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023
2022
Real-Time Performance Analysis and Tuning of Embedded System Virtualization Architecture Based on KVM.
Int. J. Embed. Real Time Commun. Syst., 2022
Proceedings of the IEEE International Symposium on Smart Electronic Systems, 2022
2020
Interactive Robotic Testbed for Performance Assessment of Machine Learning based Computer Vision Techniques.
J. Inf. Sci. Eng., 2020
Enabling Hardware Performance Counters for Microkernel-Based Virtualization on Embedded Systems.
IEEE Access, 2020
Proceedings of the 2020 24th International Symposium on VLSI Design and Test (VDAT), 2020
Proceedings of the 2020 International Symposium on Networks, Computers and Communications, 2020
2019
Performance Analysis of Microkernel Based Virtualization Techniques on Embedded Systems.
J. Low Power Electron., 2019
Proceedings of the 5th IEEE International Conference on Big Data Security on Cloud, 2019
2018
A Differential Quantizer-Based Error Feedback Modulator for Analog-to-Digital Converters.
IEEE Trans. Circuits Syst. II Express Briefs, 2018
2017
Proceedings of the 7th International Symposium on Embedded Computing and System Design, 2017
Proceedings of the 4th IEEE International Conference on Cyber Security and Cloud Computing, 2017
2016
Proceedings of the Sixth International Symposium on Embedded Computing and System Design, 2016
2015
J. Low Power Electron., 2015
2011
SMT based false causal loop detection during code synthesis from Polychronous specifications.
Proceedings of the 9th IEEE/ACM International Conference on Formal Methods and Models for Codesign, 2011
2010
Proceedings of the 15th Asia South Pacific Design Automation Conference, 2010
An alternative polychronous model and synthesis methodology for model-driven embedded software.
Proceedings of the 15th Asia South Pacific Design Automation Conference, 2010
Faster Software Synthesis Using Actor Elimination Techniques for Polychronous Formalism.
Proceedings of the 10th International Conference on Application of Concurrency to System Design, 2010
Proceedings of the Synthesis of Embedded Software, 2010
2009
Redundant binary partial product generators for compact accumulation in Booth multipliers.
Microelectron. J., 2009
Proceedings of the 4th International Workshop on the Application of Formal Methods for Globally Asynchronous and Locally Synchronous Design, 2009
EmCodeSyn: A visual framework for multi-rate data flow specifications and code synthesis for embedded applications.
Proceedings of the Forum on specification and Design Languages, 2009
2008
Proceedings of the Third International Workshop on Model-driven High-level Programming of Embedded Systems, 2008
On the Deterministic Multi-threaded Software Synthesis from Polychronous Specifications.
Proceedings of the 6th ACM & IEEE International Conference on Formal Methods and Models for Co-Design (MEMOCODE 2008), 2008
Proceedings of the Forum on specification and Design Languages, 2008
2006
Proceedings of the 13th IEEE International Conference on Electronics, 2006