Bernhard Vogginger
Orcid: 0000-0001-9042-5405
According to our database1,
Bernhard Vogginger
authored at least 39 papers
between 2010 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
SpiNNaker2: A Large-Scale Neuromorphic System for Event-Based and Asynchronous Machine Learning.
CoRR, 2024
Proceedings of the 13th Mediterranean Conference on Embedded Computing, 2024
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
Fast Switching Serial and Parallel Paradigms of SNN Inference on Multi-Core Heterogeneous Neuromorphic Platform SpiNNaker2.
Proceedings of the International Conference on Neuromorphic Systems, 2024
Proceedings of the 6th IEEE International Conference on AI Circuits and Systems, 2024
2023
Neuromorphic Intermediate Representation: A Unified Instruction Set for Interoperable Brain-Inspired Computing.
CoRR, 2023
NeuroBench: Advancing Neuromorphic Computing through Collaborative, Fair and Representative Benchmarking.
CoRR, 2023
Performance models and energy-optimal scheduling of DNNs on many-core hardware with dynamic power management.
Proceedings of the 2023 Workshop on Compilers, Deployment, and Tooling for Edge AI, 2023
A 12-ADC 25-Core Smart MPSoC Using ABB in 22FDX for 77GHz MIMO Radars at 52.6mW Average Power.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2023
Efficient Algorithms for Accelerating Spiking Neural Networks on MAC Array of SpiNNaker 2.
Proceedings of the 5th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2023
2022
IEEE Trans. Computers, 2022
Real-time Radar Gesture Classification with Spiking Neural Network on SpiNNaker 2 Prototype.
Proceedings of the 4th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2022
Proceedings of the 4th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2022
2021
Comparing Loihi with a SpiNNaker 2 prototype on low-latency keyword spotting and adaptive robotic control.
Neuromorph. Comput. Eng., 2021
The SpiNNaker 2 Processing Element Architecture for Hybrid Digital Neuromorphic Computing.
CoRR, 2021
Proceedings of the IEEE Radio and Wireless Symposium, 2021
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
Delay-Based Neural Computation: Pulse Routing Architecture and Benchmark Application in FPGA.
Proceedings of the 28th IEEE International Conference on Electronics, 2021
Proceedings of the 7th International Conference on Event-Based Control, 2021
2020
Low-Power Low-Latency Keyword Spotting and Adaptive Control with a SpiNNaker 2 Prototype and Comparison with Loihi.
CoRR, 2020
Proceedings of the NICE '20: Neuro-inspired Computational Elements Workshop, 2020
Event-based Neural Network for ECG Classification with Delta Encoding and Early Stopping.
Proceedings of the 6th International Conference on Event-Based Control, 2020
2019
IEEE Trans. Circuits Syst. I Regul. Pap., 2019
IEEE Trans. Biomed. Circuits Syst., 2019
2017
Neuromorphic Hardware In The Loop: Training a Deep Spiking Network on the BrainScaleS Wafer-Scale System.
CoRR, 2017
CoRR, 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Live demonstration: Dynamic voltage and frequency scaling for neuromorphic many-core systems.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Neuromorphic hardware in the loop: Training a deep spiking network on the BrainScaleS wafer-scale system.
Proceedings of the 2017 International Joint Conference on Neural Networks, 2017
2014
Bridging the gap between software simulation and emulation on neuromorphic hardware: An investigation of causes, effects and compensation of network-level anomalies in a mixed-signal waferscale neuromorphic modeling platform.
CoRR, 2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Configurable pulse routing architecture for accelerated multi-node neuromorphic systems.
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014
2013
Live demonstration: Ethernet communication linking two large-scale neuromorphic systems.
Proceedings of the 21st European Conference on Circuit Theory and Design, 2013
2012
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012
2011
A comprehensive workflow for general-purpose neural modeling with highly configurable neuromorphic hardware systems.
Biol. Cybern., 2011
2010
A Software Framework for Mapping Neural Networks to a Wafer-scale Neuromorphic Hardware System.
Proceedings of the Artificial Neural Networks and Intelligent Information Processing, 2010