Bernhard Egger

Orcid: 0000-0002-6645-6161

Affiliations:
  • Seoul National University, Seoul, Korea


According to our database1, Bernhard Egger authored at least 54 papers between 2006 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Deadline-aware task offloading in vehicular networks using deep reinforcement learning.
Expert Syst. Appl., 2024

2023
Cost-Aware Resource Recommendation for DAG-Based Big Data Workflows: An Apache Spark Case Study.
IEEE Trans. Serv. Comput., 2023

Fixed-Point Iteration Approach to Spark Scalable Performance Modeling and Evaluation.
IEEE Trans. Cloud Comput., 2023

Software Compliance Requirements, Factors, and Policies: A Systematic Literature Review.
Comput. Secur., 2023

Improving Throughput-oriented Generative Inference with CPUs.
Proceedings of the 14th ACM SIGOPS Asia-Pacific Workshop on Systems, 2023

2022
Modeling and evaluation of dispatching policies in IaaS cloud data centers using SANs.
Sustain. Comput. Informatics Syst., 2022

Dopia: online parallelism management for integrated CPU/GPU architectures.
Proceedings of the PPoPP '22: 27th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, Seoul, Republic of Korea, April 2, 2022

Selective Data Migration Between Locality Groups in NUMA Systems.
Proceedings of the Economics of Grids, Clouds, Systems, and Services, 2022

A Black-Box Graph Partitioner for Generalized Deep Neural Network Parallelization.
Proceedings of the Economics of Grids, Clouds, Systems, and Services, 2022

A Game-Theoretic Approach for Pricing and Determining Quality Levels of Cybersecurity Products Under an Exogenous Information-Sharing Program.
Proceedings of the Economics of Grids, Clouds, Systems, and Services, 2022

A Game-Theoretic Approach for Pricing and Determining Virtual Reality Investment and Cybersecurity Level in a Dual-Channel Supply Chain.
Proceedings of the Economics of Grids, Clouds, Systems, and Services, 2022

2021
AI-Based Container Orchestration for Federated Cloud Environments.
Proceedings of the FRAME@HPDC 2021: Proceedings of the 1st Workshop on Flexible Resource and Application Management on the Edge, 2021

Can VM Live Migration Improve Job Throughput? Evidence from a Real World Cluster Trace.
Proceedings of the Economics of Grids, Clouds, Systems, and Services, 2021

RapidSwap: a Hierarchical Far Memory.
Proceedings of the Economics of Grids, Clouds, Systems, and Services, 2021

Architecture for Orchestrating Containers in Cloud Federations.
Proceedings of the Economics of Grids, Clouds, Systems, and Services, 2021

2020
Performance Modeling of Parallel Loops on Multi-Socket Platforms Using Queueing Systems.
IEEE Trans. Parallel Distributed Syst., 2020

Evaluation of memory performance in NUMA architectures using Stochastic Reward Nets.
J. Parallel Distributed Comput., 2020

Instant Virtual Machine Live Migration.
Proceedings of the Economics of Grids, Clouds, Systems, and Services, 2020

Towards Economical Live Migration in Data Centers.
Proceedings of the Economics of Grids, Clouds, Systems, and Services, 2020

NuPow: Managing Power on NUMA Multiprocessors with Domain-Level Voltage and Frequency Control.
Proceedings of the Economics of Grids, Clouds, Systems, and Services, 2020

2019
Random test program generation for verification and validation of the Samsung Reconfigurable Processor.
J. Syst. Archit., 2019

Architectures and algorithms for on-device user customization of CNNs.
Integr., 2019

2018
Auto-Tuning CNNs for Coarse-Grained Reconfigurable Array-Based Accelerators.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018

Improving Energy Efficiency of Coarse-Grain Reconfigurable Arrays Through Modulo Schedule Compression/Decompression.
ACM Trans. Archit. Code Optim., 2018

Power-aware performance analysis of self-adaptive resource management in IaaS clouds.
Future Gener. Comput. Syst., 2018

Verification of coarse-grained reconfigurable arrays through random test programs.
Proceedings of the 19th ACM SIGPLAN/SIGBED International Conference on Languages, 2018

C-GOOD: C-code generation framework for optimized on-device deep learning.
Proceedings of the International Conference on Computer-Aided Design, 2018

Architectures and algorithms for user customization of CNNs.
Proceedings of the 23rd Asia and South Pacific Design Automation Conference, 2018

On-the-fly workload partitioning for integrated CPU/GPU architectures.
Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques, 2018

Maximizing system utilization via parallelism management for co-located parallel applications.
Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques, 2018

2017
A machine learning approach to live migration modeling.
Proceedings of the 2017 Symposium on Cloud Computing, SoCC 2017, Santa Clara, CA, USA, 2017

A space- and energy-efficient code Compression/Decompression technique for coarse-grained reconfigurable architectures.
Proceedings of the 2017 International Symposium on Code Generation and Optimization, 2017

Incremental training of CNNs for user customization: work-in-progress.
Proceedings of the 2017 International Conference on Compilers, 2017

POSTER: Improving NUMA System Efficiency with a Utilization-Based Co-scheduling.
Proceedings of the 26th International Conference on Parallel Architectures and Compilation Techniques, 2017

POSTER: NUMA-Aware Power Management for Chip Multiprocessors.
Proceedings of the 26th International Conference on Parallel Architectures and Compilation Techniques, 2017

2016
Efficient Checkpointing of Live Virtual Machines.
IEEE Trans. Computers, 2016

Adaptive Space-Shared Scheduling for Shared-Memory Parallel Programs.
Proceedings of the Job Scheduling Strategies for Parallel Processing, 2016

Online Scalability Characterization of Data-Parallel Programs on Many Cores.
Proceedings of the 2016 International Conference on Parallel Architectures and Compilation, 2016

2015
A Performance Model for GPUs with Caches.
IEEE Trans. Parallel Distributed Syst., 2015

Efficiently Restoring Virtual Machines.
Int. J. Parallel Program., 2015

On the Design and Implementation of an Efficient Lock-Free Scheduler.
Proceedings of the Job Scheduling Strategies for Parallel Processing, 2015

Scheduling for Better Energy Efficiency on Many-Core Chips.
Proceedings of the Job Scheduling Strategies for Parallel Processing, 2015

2013
Efficient live migration of virtual machines using shared storage.
Proceedings of the ACM SIGPLAN/SIGOPS International Conference on Virtual Execution Environments (co-located with ASPLOS 2013), 2013

Optimizing Live Migration for Virtual Desktop Clouds.
Proceedings of the IEEE 5th International Conference on Cloud Computing Technology and Science, 2013

2012
Automatic code overlay generation and partially redundant code fetch elimination.
ACM Trans. Archit. Code Optim., 2012

2011
Fast and space-efficient virtual machine checkpointing.
Proceedings of the 7th International Conference on Virtual Execution Environments, 2011

2010
Scratchpad Memory Management Techniques for Code in Embedded Systems without an MMU.
IEEE Trans. Computers, 2010

2009
Recurrence cycle aware modulo scheduling for coarse-grained reconfigurable architectures.
Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, 2009

2008
Dynamic scratchpad memory management for code in portable systems with an MMU.
ACM Trans. Embed. Comput. Syst., 2008

FaCSim: a fast and cycle-accurate architecture simulator for embedded systems.
Proceedings of the 2008 ACM SIGPLAN/SIGBED Conference on Languages, 2008

Scratchpad memory management in a multitasking environment.
Proceedings of the 8th ACM & IEEE International conference on Embedded software, 2008

2007
Dynamic data scratchpad memory management for a memory subsystem with an MMU.
Proceedings of the 2007 ACM SIGPLAN/SIGBED Conference on Languages, 2007

2006
Scratchpad memory management for portable systems with a memory management unit.
Proceedings of the 6th ACM & IEEE International conference on Embedded software, 2006

A dynamic code placement technique for scratchpad memory using postpass optimization.
Proceedings of the 2006 International Conference on Compilers, 2006


  Loading...