Beomsup Kim
According to our database1,
Beomsup Kim
authored at least 40 papers
between 1990 and 2017.
Collaborative distances:
Collaborative distances:
Awards
IEEE Fellow
IEEE Fellow 2004, "For contributions to integrated circuits for high speed communication systems.".
Timeline
1990
1995
2000
2005
2010
2015
0
1
2
3
4
5
6
7
8
1
1
7
3
2
2
3
1
1
3
1
1
3
1
1
1
1
2
2
2
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2017
IEEE J. Solid State Circuits, 2017
2012
Low-Voltage Low-Power 1.6 GHz Quadrature Signal Generation Through Stacking a Transformer-Based VCO and a Divide-by-Two.
IEEE Trans. Circuits Syst. I Regul. Pap., 2012
2011
A combined VCO and divide-by-two for low-voltage low-power 1.6 GHz quadrature signal generation.
Proceedings of the 2011 IEEE Custom Integrated Circuits Conference, 2011
2005
IEEE Trans. Circuits Syst. I Regul. Pap., 2005
Correction to "A Third-Order$Sigma Delta $Modulator in 0.18-$muhboxm$CMOS With Calibrated Mixed-Mode Integrators".
IEEE J. Solid State Circuits, 2005
IEEE J. Solid State Circuits, 2005
A four-channel 3.125-Gb/s/ch CMOS serial-link transceiver with a mixed-mode adaptive equalizer.
IEEE J. Solid State Circuits, 2005
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2005
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2005
A DLL-Based Frequency Synthesizer with Selective Reuse of a Delay Cell Scheme for 2.4 GHz ISM Band.
IEICE Trans. Electron., 2005
2004
Quadrature direct digital frequency synthesizers using interpolation-based angle rotation.
IEEE Trans. Very Large Scale Integr. Syst., 2004
A quadrature digital synthesizer/mixer architecture using fine/coarse coordinate rotation to achieve 14-b input, 15-b output, and 100-dBc SFDR.
IEEE J. Solid State Circuits, 2004
IEEE J. Solid State Circuits, 2004
2003
IEEE J. Solid State Circuits, 2003
A low-power CMOS Bluetooth RF transceiver with a digital offset canceling DLL-based GFSK demodulator.
IEEE J. Solid State Circuits, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
Proceedings of the ESSCIRC 2003, 2003
2001
IEEE J. Solid State Circuits, 2001
IEEE J. Solid State Circuits, 2001
Digital timing synchronization with jitter reduction technique for cap-based VDSL system.
Proceedings of the IEEE International Conference on Acoustics, 2001
2000
IEEE J. Solid State Circuits, 2000
IEEE J. Solid State Circuits, 2000
IEEE J. Solid State Circuits, 2000
Proceedings of the 2000 IEEE International Conference on Communications: Global Convergence Through Communications, 2000
1999
16-bit DSP and System for Baseband / Voiceband Processing of IS-136 Cellular Telephony.
Proceedings of the 1999 Conference on Asia South Pacific Design Automation, 1999
1998
A 64-Mbit, 640-MByte/s bidirectional data strobed, double-data-rate SDRAM with a 40-mW DLL for a 256-MByte memory system.
IEEE J. Solid State Circuits, 1998
Proceedings of the ASP-DAC '98, 1998
1997
A fully integrated low-noise 1-GHz frequency synthesizer design for mobile communication application.
IEEE J. Solid State Circuits, 1997
A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme.
IEEE J. Solid State Circuits, 1997
Proceedings of the 1997 IEEE International Conference on Communications: Towards the Knowledge Millennium, 1997
Proceedings of the ASP-DAC '97 Asia and South Pacific Design Automation Conference, 1997
1995
Adaptive Carrier Recovery Using Multi-Order DPLL for Mobile Communication Applications.
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995
Proceedings of the 1995 Conference on Asia Pacific Design Automation, Makuhari, Massa, Chiba, Japan, August 29, 1995
1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994
1993
Optical MMSE gear-shifting algorithm for the fast synchronization of DPLL.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993
1990
IEEE J. Solid State Circuits, December, 1990