Basel Halak
Orcid: 0000-0003-3470-7226
According to our database1,
Basel Halak
authored at least 82 papers
between 2008 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
GNS: Graph-Based Network-on-Chip Shield for Early Defense Against Malicious Nodes in MPSoC.
IEEE J. Emerg. Sel. Topics Circuits Syst., September, 2024
CoRR, 2024
Evaluation of Performance, Energy, and Computation Costs of Quantum-Attack Resilient Encryption Algorithms for Embedded Devices.
IEEE Access, 2024
ZeKi: A Zero-Knowledge Dynamic Logic Locking Implementation with Resilience to Multiple Attacks.
Proceedings of the 37th IEEE International System-on-Chip Conference, 2024
MANET-Rank: A Framework for Defence Protocols against Packet Dropping Attacks in MANETs.
Proceedings of the NOMS 2024 IEEE Network Operations and Management Symposium, 2024
A Method for Swift Selection of Appropriate Approximate Multipliers for CNN Hardware Accelerators.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
DL2Fence: Integrating Deep Learning and Frame Fusion for Enhanced Detection and Localization of Refined Denial-of-Service in Large-Scale NoCs.
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024
2023
Software supply chain: review of attacks, risk assessment strategies and security controls.
CoRR, 2023
Cascaded Machine Learning Model Based DoS Attacks Detection and Classification in NoC.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
Proceedings of the Computer Security. ESORICS 2023 International Workshops, 2023
Proceedings of the IEEE International Conference on Cyber Security and Resilience, 2023
Hardware Trojan Detection and High-Precision Localization in NoC-Based MPSoC Using Machine Learning.
Proceedings of the 28th Asia and South Pacific Design Automation Conference, 2023
Proceedings of the Asian Hardware Oriented Security and Trust Symposium, 2023
2022
Comments and Corrections Correction to "Comparative Analysis of Energy Costs of Asymmetric vs Symmetric Encryption-Based Security Applications".
IEEE Access, 2022
Comparative Analysis of Energy Costs of Asymmetric vs Symmetric Encryption-Based Security Applications.
IEEE Access, 2022
IEEE Access, 2022
Proceedings of the 35th IEEE International System-on-Chip Conference, 2022
2021
ARMOR: An Anti-Counterfeit Security Mechanism for Low Cost Radio Frequency Identification Systems.
IEEE Trans. Emerg. Top. Comput., 2021
Microprocess. Microsystems, 2021
J. Hardw. Syst. Secur., 2021
A Survey on the Susceptibility of PUFs to Invasive, Semi-Invasive and Noninvasive Attacks: Challenges and Opportunities for Future Directions.
J. Circuits Syst. Comput., 2021
Anti-BlUFf: towards counterfeit mitigation in IC supply chains using blockchain and PUF.
Int. J. Inf. Sec., 2021
2020
IEEE Trans. Circuits Syst., 2020
On the Design and Analysis of a Biometric Authentication System Using Keystroke Dynamics.
Cryptogr., 2020
Proceedings of the 33rd IEEE International System-on-Chip Conference, 2020
On the Integration of Physically Unclonable Functions into ARM TrustZone Security Technology.
Proceedings of the European Conference on Circuit Theory and Design, 2020
2019
VLSI Implementation of a Fully-Pipelined K-Best MIMO Detector with Successive Interference Cancellation.
Circuits Syst. Signal Process., 2019
Towards a Supply Chain Management System for Counterfeit Mitigation using Blockchain and PUF.
CoRR, 2019
Proceedings of the 4th IEEE International Verification and Security Workshop, 2019
Proceedings of the 4th IEEE International Verification and Security Workshop, 2019
Proceedings of the 4th IEEE International Verification and Security Workshop, 2019
Proceedings of the 25th IEEE International Symposium on On-Line Testing and Robust System Design, 2019
2018
IEEE Trans. Very Large Scale Integr. Syst., 2018
IEEE Trans. Circuits Syst. II Express Briefs, 2018
Hardware Efficient Architecture for Element-Based Lattice Reduction Aided K-Best Detector for MIMO Systems.
J. Sens. Actuator Networks, 2018
Hardware Implementation of a Low-Power K-Best MIMO Detector Based on a Hybrid Merge Network.
Proceedings of the 28th International Symposium on Power and Timing Modeling, 2018
Proceedings of the 3rd IEEE International Verification and Security Workshop, 2018
Proceedings of the 3rd IEEE International Verification and Security Workshop, 2018
Early detection of system-level anomalous behaviour using hardware performance counters.
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018
Proceedings of the 27th IEEE Asian Test Symposium, 2018
2017
IACR Cryptol. ePrint Arch., 2017
Cryptogr., 2017
Proceedings of the 14th International Conference on Synthesis, 2017
Proceedings of the IEEE 2nd International Verification and Security Workshop, 2017
Proceedings of the IEEE 2nd International Verification and Security Workshop, 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
The impact of BTI aging on the reliability of level shifters in nano-scale CMOS technology.
Microelectron. Reliab., 2016
IACR Cryptol. ePrint Arch., 2016
Circuits Syst. Signal Process., 2016
CoRR, 2016
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016
Proceedings of the 22nd IEEE International Symposium on On-Line Testing and Robust System Design, 2016
Proceedings of the 22nd IEEE International Symposium on On-Line Testing and Robust System Design, 2016
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016
Proceedings of the 11th European Workshop on Microelectronics Education, 2016
Proceedings of the 11th European Workshop on Microelectronics Education, 2016
The influence of hysteresis voltage on single event transients in a 65nm CMOS high speed comparator.
Proceedings of the 21th IEEE European Test Symposium, 2016
Proceedings of the Workshop on Early Reliability Modeling for Aging and Variability in Silicon Systems, 2016
Proceedings of the Workshop on Early Reliability Modeling for Aging and Variability in Silicon Systems, 2016
Proceedings of the Workshop on Early Reliability Modeling for Aging and Variability in Silicon Systems, 2016
2015
Proceedings of the 15th International Symposium on Communications and Information Technologies, 2015
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
2014
Partial coding algorithm for area and energy efficient crosstalk avoidance codes implementation.
IET Comput. Digit. Tech., 2014
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014
2013
IACR Cryptol. ePrint Arch., 2013
2012
Proceedings of the 5th International Conference on New Technologies, 2012
2011
IET Comput. Digit. Tech., 2011
2010
IEEE Trans. Very Large Scale Integr. Syst., 2010
2008
Fault-Tolerant Techniques to Minimize the Impact of Crosstalk on Phase Encoded Communication Channels.
IEEE Trans. Computers, 2008
The impact of variability on the reliability of long on-chip interconnect in the presence of crosstalk.
Proceedings of the Tenth International Workshop on System-Level Interconnect Prediction (SLIP 2008), 2008
Bandwidth-Centric Optimisation for Area-Constrained Links with Crosstalk Avoidance Methods.
Proceedings of the Design, Automation and Test in Europe, 2008