Ayoub Sadeghi
Orcid: 0000-0001-9904-9813
According to our database1,
Ayoub Sadeghi
authored at least 15 papers
between 2019 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Characterizing parameter variations for enhanced performance and adaptability in 3 nm MBCFET technology.
Microelectron. J., 2024
2023
High-efficient and error-resilient gate diffusion input-based approximate full adders for complex multistage rapid structures.
Comput. Electr. Eng., July, 2023
High Efficient GDI-CNTFET-Based Approximate Full Adder for Next Generation of Computer Architectures.
IEEE Embed. Syst. Lett., March, 2023
Voltage over-scaling CNT-based 8-bit multiplier by high-efficient GDI-based counters.
IET Comput. Digit. Tech., January, 2023
Efficient and optimized approximate GDI full adders based on dynamic threshold CNTFETs for specific least significant bits.
Frontiers Inf. Technol. Electron. Eng., 2023
2022
An efficient counter-based Wallace-tree multiplier with a hybrid full adder core for image blending.
Frontiers Inf. Technol. Electron. Eng., 2022
SR-GDI CNTFET-based magnitude comparator for new generation of programmable integrated circuits.
Int. J. Circuit Theory Appl., 2022
Tolerant and low power subtractor with 4: 2 compressor and a new TG-PTL-float full adder cell.
IET Circuits Devices Syst., 2022
High-Performance 1-Bit Full Adder With Excellent Driving Capability for Multistage Structures.
IEEE Embed. Syst. Lett., 2022
Low-Power and Fast-Swing-Restoration GDI-Based Magnitude Comparator for Digital Images Processing.
Circuits Syst. Signal Process., 2022
2021
An efficient multiplier by pass transistor logic partial product and a modified hybrid full adder for image processing applications.
Microelectron. J., 2021
2020
High-Efficient, Ultra-Low-Power and High-Speed 4: 2 Compressor with a New Full Adder Cell for Bioelectronics Applications.
Circuits Syst. Signal Process., 2020
Optimized Gate Diffusion Input Method-Based Reversible Magnitude Arithmetic Unit Using Non-dominated Sorting Genetic Algorithm II.
Circuits Syst. Signal Process., 2020
Comput. Electr. Eng., 2020
2019
Gate-diffusion input (GDI) method for designing energy-efficient circuits in analogue voltage-mode fuzzy and QCA systems.
Microelectron. J., 2019