Aydin I. Karsilayan
Orcid: 0000-0001-8694-8836
According to our database1,
Aydin I. Karsilayan
authored at least 48 papers
between 1999 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2023
IEEE Access, 2023
2022
An Interference-Tolerant Synchronization Scheme for Wireless Communication Systems Based on Direct Sequence Spread Spectrum.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
2021
Digitally Assisted High-Voltage High-Current CMOS Active Rectifier for Implantable Devices.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021
Proceedings of the 43rd Annual International Conference of the IEEE Engineering in Medicine & Biology Society, 2021
2020
An Efficient Sinusoid-Like Pseudo Random Sequence Modulator/Demodulator System With Reduced Adjacent Channel Leakage and High Rejection to Random and Systematic Interference.
IEEE Trans. Circuits Syst., 2020
A 12-Bit 125-MS/s 2.5-Bit/Cycle SAR-Based Pipeline ADC Employing a Self-Biased Gain Boosting Amplifier.
IEEE Trans. Circuits Syst., 2020
Blocker-Tolerant Wideband Continuous-Time ∆Σ ADC Using Embedded Minimally-Invasive Filtering.
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020
A 220-nA Quiescent Current Capacitor-Less Low-Dropout Regulator with Improved Recovery Time.
Proceedings of the 63rd IEEE International Midwest Symposium on Circuits and Systems, 2020
A 3 to 6 GHz Highly Linear I-Channel Receiver with over +3.0 dBm In-Band P1dB and 200 MHz Baseband Bandwidth Suitable for 5G Wireless and Cognitive Radio Applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2019
A 3-6-GHz Highly Linear I-Channel Receiver With Over +3.0-dBm In-Band P<sub>1dB</sub> and 200-MHz Baseband Bandwidth Suitable for 5G Wireless and Cognitive Radio Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019
Proceedings of the 62nd IEEE International Midwest Symposium on Circuits and Systems, 2019
2017
A 43-mW MASH 2-2 CT ΣΔ Modulator Attaining 74.4/75.8/76.8 dB of SNDR/SNR/DR and 50 MHz of BW in 40-nm CMOS.
IEEE J. Solid State Circuits, 2017
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017
2015
Efficient Broadband Current-Mode Adder- Quantizer Design for Continuous-Time Sigma-Delta Modulators.
IEEE Trans. Very Large Scale Integr. Syst., 2015
IEEE Trans. Very Large Scale Integr. Syst., 2015
2014
Blocker tolerant wideband continuous time sigma-delta modulator for wireless applications.
Proceedings of the IEEE 57th International Midwest Symposium on Circuits and Systems, 2014
Proceedings of the IEEE 57th International Midwest Symposium on Circuits and Systems, 2014
2013
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
2012
An LC Quadrature VCO Using Capacitive Source Degeneration Coupling to Eliminate Bi-Modal Oscillation.
IEEE Trans. Circuits Syst. I Regul. Pap., 2012
Proceedings of the 55th IEEE International Midwest Symposium on Circuits and Systems, 2012
2011
IEEE J. Emerg. Sel. Topics Circuits Syst., 2011
2007
Sensitivity of Multiband ZP-OFDM Ultra-Wide-Band and Receivers to Synchronization Errors.
IEEE Trans. Signal Process., 2007
IEEE Trans. Signal Process., 2007
An Injection-Locked Frequency Divider With Multiple Highly Nonlinear Injection Stages and Large Division Ratios.
IEEE Trans. Circuits Syst. II Express Briefs, 2007
Uniform Design of Multi-Peak Bandwidth Enhancement Technique for Multistage Amplifiers.
IEEE Trans. Circuits Syst. I Regul. Pap., 2007
IEEE Trans. Circuits Syst. I Regul. Pap., 2007
IEEE Trans. Circuits Syst. II Express Briefs, 2007
A Fully Differential Low-Power Divide-by-8 Injection-Locked Frequency Divider Up to 18 GHz.
IEEE J. Solid State Circuits, 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007
2006
Design and Analysis of an Ultrahigh-Speed Glitch-Free Fully Differential Charge Pump With Minimum Output Current Variation and Accurate Matching.
IEEE Trans. Circuits Syst. II Express Briefs, 2006
2005
IEEE Trans. Circuits Syst. I Regul. Pap., 2005
2004
IEEE Trans. Circuits Syst. I Regul. Pap., 2004
Digital tuning of analog bandpass filters based on envelope detection.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004
Proceedings of the 14th ACM Great Lakes Symposium on VLSI 2004, 2004
2003
IEEE Trans. Circuits Syst. II Express Briefs, 2003
An accurate automatic tuning scheme for high-Q continuous-time bandpass filters based on amplitude comparison.
IEEE Trans. Circuits Syst. II Express Briefs, 2003
IEEE J. Solid State Circuits, 2003
An enhanced adaptive Q-tuning scheme for a 100-MHz fully symmetric OTA-based bandpass filter.
IEEE J. Solid State Circuits, 2003
2002
An adaptive analog video line driver with impedance matching based on peak detection.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002
2001
A high frequency bandpass continuous-time filter with automatic frequency and Q-factor tuning.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001
1999
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999