Ayal Zaks

Orcid: 0009-0008-8238-3135

Affiliations:
  • Intel, Israel / Technion, Israel


According to our database1, Ayal Zaks authored at least 36 papers between 1998 and 2024.

Collaborative distances:
  • Dijkstra number2 of three.
  • Erdős number3 of two.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
If-Convert as Early as You Must.
Proceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction, 2024

2023
Introduction to TTL, an Open Source Tensor and Tiling Library for OpenCL.
Proceedings of the 2023 International Workshop on OpenCL, 2023

2021
Message from the Program Chairs.
Proceedings of the IEEE/ACM International Symposium on Code Generation and Optimization, 2021

2018
MemoDyn: exploiting weakly consistent data structures for dynamic parallel memoization.
Proceedings of the 27th International Conference on Parallel Architectures and Compilation Techniques, 2018

2017
LLVM Compiler Implementation for Explicit Parallelization and SIMD Vectorization.
Proceedings of the Fourth Workshop on the LLVM Compiler Infrastructure in HPC, 2017

2016
LLVM Framework and IR Extensions for Parallelization, SIMD Vectorization and Offloading.
Proceedings of the Third Workshop on the LLVM Compiler Infrastructure in HPC, 2016

2015
Streamlining Whole Function Vectorization in C Using Higher Order Vector Semantics.
Proceedings of the 2015 IEEE International Parallel and Distributed Processing Symposium Workshop, 2015

2013
Fast condensation of the program dependence graph.
Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, 2013

2012
Towards flexible exascale stream processing system simulation.
Simul., 2012

Parcae: a system for flexible parallel execution.
Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, 2012

Speculative separation for privatization and reductions.
Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, 2012

Parallelizing more Loops with Compiler Guided Refactoring.
Proceedings of the 41st International Conference on Parallel Processing, 2012

2011
ACOTES Project: Advanced Compiler Technologies for Embedded Streaming.
Int. J. Parallel Program., 2011

Milepost GCC: Machine Learning Enabled Self-tuning Compiler.
Int. J. Parallel Program., 2011

Tolerant Value Speculation in Coarse-Grain Streaming Computations.
Proceedings of the 25th IEEE International Symposium on Parallel and Distributed Processing, 2011

Speculatively vectorized bytecode.
Proceedings of the High Performance Embedded Architectures and Compilers, 2011

Vapor SIMD: Auto-vectorize once, run everywhere.
Proceedings of the CGO 2011, 2011

2010
Flow: A Stream Processing System Simulator.
Proceedings of the 24th ACM/IEEE/SCS Workshop on Principles of Advanced and Distributed Simulation, 2010

Trace-Based Data Layout Optimizations for Multi-core Processors.
Proceedings of the High Performance Embedded Architectures and Compilers, 2010

Practical aggregation of semantical program properties for machine learning based optimization.
Proceedings of the 2010 International Conference on Compilers, 2010

2009
Polyhedral-Model Guided Loop-Nest Auto-Vectorization.
Proceedings of the PACT 2009, 2009

2008
Topic 4: High Performance Architectures and Compilers.
Proceedings of the Euro-Par 2008, 2008

Compiling for an indirect vector register architecture.
Proceedings of the 5th Conference on Computing Frontiers, 2008

Outer-loop vectorization: revisited for short SIMD architectures.
Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, 2008

2007
New Algorithms for SIMD Alignment.
Proceedings of the Compiler Construction, 16th International Conference, 2007

2006
Introduction.
Int. J. Parallel Program., 2006

Auto-vectorization of interleaved data for SIMD.
Proceedings of the ACM SIGPLAN 2006 Conference on Programming Language Design and Implementation, 2006

2005
Contributions to the GNU Compiler Collection.
IBM Syst. J., 2005

Computing the minimum DNF representation of Boolean functions defined by intervals.
Discret. Appl. Math., 2005

2003
An innovative low-power high-performance programmable signal processor for digital communications.
IBM J. Res. Dev., 2003

Vectorizing for a SIMdD DSP architecture.
Proceedings of the International Conference on Compilers, 2003

2002
Algorithmic Aspects of Acyclic Edge Colorings.
Algorithmica, 2002

2001
Acyclic edge colorings of graphs.
J. Graph Theory, 2001

2000
Sealed calls in Java packages.
Proceedings of the 2000 ACM SIGPLAN Conference on Object-Oriented Programming Systems, 2000

1998
Progressions in Sequences of Nearly Consecutive Integers.
J. Comb. Theory A, 1998

T-choosability in Graphs.
Discret. Appl. Math., 1998


  Loading...