×
2015
FPGA design, simulation and prototyping of a high speed 32-bit pipeline multiplier based on Vedic mathematics.
[DOI]
Shuja Ahmad Abbasi
,
Zulhelmi
,
Abdul Rahman M. Alamoud
IEICE Electron. Express, 2015