Hardware accelerator for high accuracy sign language recognition with residual network based on FPGAs.