×
2025
A 24-29.5-GHz Scalable 2 × 2 I-Q TX/RX Chipset With Streamlined IF Interfaces for DBF Systems.
[DOI]
Long Wang
,
Jixin Chen
,
Zhe Chen
,
Xiaoyue Xia
,
Yun Hu
,
Sidou Zheng
,
Zekun Li
,
Rui Zhou
,
Peigen Zhou
,
Jianyi Zhou
,
Wei Hong
IEEE Trans. Circuits Syst. I Regul. Pap., January, 2025