2025
A 24-29.5-GHz Scalable 2 × 2 I-Q TX/RX Chipset With Streamlined IF Interfaces for DBF Systems.
IEEE Trans. Circuits Syst. I Regul. Pap., January, 2025