SpiNNaker: Fault tolerance in a power- and area- constrained large-scale neuromimetic architecture.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Parallel Comput., 2013
A Token-Managed Admission Control System for QoS Provision on a Best-Effort GALS Interconnect.
Fundam. Informaticae, 2009
Fault Tolerant Delay Insensitive Inter-chip Communication.
Proceedings of the 15th IEEE Symposium on Asynchronous Circuits and Systems, 2009
An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator.
Proceedings of the Second International Symposium on Networks-on-Chips, 2008
An admission control system for QoS provision on a best-effort GALS interconnect.
Proceedings of the 8th International Conference on Application of Concurrency to System Design (ACSD 2008), 2008
A GALS Infrastructure for a Massively Parallel Multiprocessor.
IEEE Des. Test Comput., 2007