A Layout-Based Rad-Hard DICE Flip-Flop Design.

A Single Event Upset Resilient Latch Design with Single Node Upset Immunity.

A single event upset tolerant latch design.

Layout-based Single Event Mitigation Techniques for Dynamic Logic Circuits.