A Mixed-Signal RISC-V Signal Analysis SoC Generator With a 16-nm FinFET Instance.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
IEEE J. Solid State Circuits, 2019
A Generated Multirate Signal Analysis RISC-V SoC in 16nm FinFET.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2018