2010
A PVT Tolerant 10 to 500 MHz All-Digital Phase-Locked Loop With Coupled TDC and DCO.
IEEE J. Solid State Circuits, 2010