FALCON: An FPGA Emulation Platform for Domain-Specific SoCs (DSSoCs).
,
,
,
,
,
,
,
,
,
,
,
,
,
,
IEEE Des. Test, February, 2024
FASCINET: A Fully Automated Single-Board Computer Generator Using Neural Networks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
Versa: A 36-Core Systolic Multiprocessor With Dynamically Reconfigurable Interconnect and Memory.
,
,
,
,
,
,
,
,
,
,
,
,
IEEE J. Solid State Circuits, 2022
A Unified Forward Error Correction Accelerator for Multi-Mode Turbo, LDPC, and Polar Decoding.
Proceedings of the ISLPED '22: ACM/IEEE International Symposium on Low Power Electronics and Design, Boston, MA, USA, August 1, 2022
Enabling Software-Defined RF Convergence with a Novel Coarse-Scale Heterogeneous Processor.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Versa: A Dataflow-Centric Multiprocessor with 36 Systolic ARM Cortex-M4F Cores and a Reconfigurable Crossbar-Memory Hierarchy in 28nm.
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2021 Symposium on VLSI Circuits, Kyoto, Japan, June 13-19, 2021, 2021
Fully-Autonomous SoC Synthesis Using Customizable Cell-Based Analog and Mixed-Signal Circuits Generation.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the VLSI-SoC: Design Trends, 2020
An Open-source Framework for Autonomous SoC Design with Analog Block Generation.
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 28th IFIP/IEEE International Conference on Very Large Scale Integration, 2020
Bridging Academic Open-Source EDA to Real-World Usability.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020
A 1.4 GHz 695 Giga Risc-V Inst/s 496-Core Manycore Processor With Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2019 Symposium on VLSI Circuits, Kyoto, Japan, June 9-14, 2019, 2019
Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 56th Annual Design Automation Conference 2019, 2019
The Celerity Open-Source 511-Core RISC-V Tiered Accelerator Fabric: Fast Architectures and Design Methodologies for Fast Chips.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
IEEE Micro, 2018
A carbon nanotube transistor based RISC-V processor using pass transistor logic.
Proceedings of the 2017 IEEE/ACM International Symposium on Low Power Electronics and Design, 2017