14.4 A Fully Digital Current Sensor Offering Per-Core Runtime Power for System Budgeting in a 4nm-Plus Octa-Core CPU.
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the IEEE International Solid-State Circuits Conference, 2024
A 5G Mobile Gaming-Centric SoC with High-Performance Thermal Management in 4nm FinFET.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the IEEE International Solid- State Circuits Conference, 2023
A 5nm 3.4GHz Tri-Gear ARMv9 CPU Subsystem in a Fully Integrated 5G Flagship Mobile SoC.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the IEEE International Solid-State Circuits Conference, 2022
35.1 An Octa-Core 2.8/2GHz Dual-Gear Sensor-Assisted High-Speed and Power-Efficient CPU in 7nm FinFET 5G Smartphone SoC.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the IEEE International Solid-State Circuits Conference, 2021
Unified VLSI systolic array design for LZ data compression.
IEEE Trans. Very Large Scale Integr. Syst., 2001
Test Energy Minimization for C-Testable ILAs.
J. Inf. Sci. Eng., 1999
Sequential circuit fault simulation using logic emulation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1998